Electronic Components Datasheet Search
  English  ▼

X  

DM6210 Datasheet(PDF) 37 Page - List of Unclassifed Manufacturers

Part # DM6210
Description  dataModule medium speed analog input module
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

DM6210 Datasheet(HTML) 37 Page - List of Unclassifed Manufacturers

Back Button DM6210 Datasheet HTML 33Page - List of Unclassifed Manufacturers DM6210 Datasheet HTML 34Page - List of Unclassifed Manufacturers DM6210 Datasheet HTML 35Page - List of Unclassifed Manufacturers DM6210 Datasheet HTML 36Page - List of Unclassifed Manufacturers DM6210 Datasheet HTML 37Page - List of Unclassifed Manufacturers DM6210 Datasheet HTML 38Page - List of Unclassifed Manufacturers DM6210 Datasheet HTML 39Page - List of Unclassifed Manufacturers DM6210 Datasheet HTML 40Page - List of Unclassifed Manufacturers DM6210 Datasheet HTML 41Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 91 page
background image
4-5
BA + 5: IRQ Select (Read/Write 8-bit)
This register is used to set the interrupt source and channel. Reading this register returns the current
settings.
'
'
'
'
'
'
'
'
IRQ Source Select
000 = End-of-Convert
001 = User TC Counter 0 out
010 = User TC Counter 1 out
011 = User TC Counter 2 out
100 = External Clock 2
101 = P0 Latch Status
110 = P1 Latch Status
111 = Reserved
IRQ Channel Select
000 = Disabled
001 = IRQ3
010 = IRQ5
011 = IRQ9
100 = IRQ10
101 = IRQ11
110 = IRQ12
111 = IRQ15
Starting with bit 0, these status bits show:
Bit 0 – Shows the status of the A/D converter.
Bit 1 – Shows when an interrupt has occurred.
Bit 2 – Shows when data has been latched at the Port 0 digital inputs.
Bit 3 – Shows when data has been latched at the Port 1 digital inputs.
Bit 4 – Reserved.
Bit 5 – Reserved.
Bit 6 – Reserved.
Bit 7 – Reserved.
'
'
'
'
'
'
'
'
IRQ Status
0 = no interrupt
1 = interrupt
P0 Latch Status
0 = Data is not latched
1 = Data is latched
P1 Latch Status
0 = Data is not latched
1 = Data is latched
End-of-Convert - an interrupt is generated when the A/D conversion is done.
User TC Counter 0 out - an interrupt is generated when user TC Counter 0's count reaches 0.
User TC Counter 1 out - an interrupt is generated when user TC Counter 1's count reaches 0.
User TC Counter 2 out - an interrupt is generated when user TC Counter 2's count reaches 0.
External Clock 2 - an interrupt is generated when the external clock 2 (CN3 - 45) line is pulsed.
P0 Latch Status - an interrupt is generated when data has been latched into Port 0.
P1 Latch Status - an interrupt is generated when data has been latched into Port 1.
BA + 6: Read Status/Clear IRQ (Read/Write 8-bit)
A read provides the status bits defined below.
End-of-Convert Status
0 = converting
1 = not converting



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com