Electronic Components Datasheet Search
  English  ▼

X  

DS26334 Datasheet(PDF) 4 Page - Dallas Semiconductor

Part # DS26334
Description  3.3V, 16-Channel, E1/T1/J1 Short and Long-Haul Line Interface Unit
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS26334 Datasheet(HTML) 4 Page - Dallas Semiconductor

  DS26334 Datasheet HTML 1Page - Dallas Semiconductor DS26334 Datasheet HTML 2Page - Dallas Semiconductor DS26334 Datasheet HTML 3Page - Dallas Semiconductor DS26334 Datasheet HTML 4Page - Dallas Semiconductor DS26334 Datasheet HTML 5Page - Dallas Semiconductor DS26334 Datasheet HTML 6Page - Dallas Semiconductor DS26334 Datasheet HTML 7Page - Dallas Semiconductor DS26334 Datasheet HTML 8Page - Dallas Semiconductor DS26334 Datasheet HTML 9Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 115 page
background image
DS26334 3.3V, 16-Channel, E1/T1/J1 Short/Long-Haul Line Interface Unit
4 of 115
LIST OF FIGURES
Figure 3-1. Block Diagram ........................................................................................................................................... 8
Figure 3-2. Receive Logic Detail.................................................................................................................................. 9
Figure 3-3. Transmit Logic Detail................................................................................................................................. 9
Figure 5-1. Serial Port Operation for Write Access ................................................................................................... 18
Figure 5-2. Serial Port Operation for Read Access with CLKE = 0 ........................................................................... 18
Figure 5-3. Serial Port Operation for Read Access with CLKE = 1 ........................................................................... 19
Figure 5-4. Interrupt Handling Flow Diagram ............................................................................................................ 20
Figure 5-5. Pre-Scaler PLL and Clock Generator...................................................................................................... 21
Figure 5-6. T1 Transmit Pulse Templates ................................................................................................................. 24
Figure 5-7. E1 Transmit Pulse Templates ................................................................................................................. 25
Figure 5-8. LIU Front End .......................................................................................................................................... 26
Figure 5-9. Jitter Attenuation ..................................................................................................................................... 32
Figure 5-10. Analog Loopback................................................................................................................................... 33
Figure 5-11 Digital Loopback..................................................................................................................................... 33
Figure 5-12. Remote Loopback ................................................................................................................................. 34
Figure 5-13. PRBS Synchronization State Diagram.................................................................................................. 36
Figure 5-14. Repetitive Pattern Synchronization State Diagram............................................................................... 37
Figure 7-1. JTAG Functional Block Diagram ............................................................................................................. 88
Figure 7-2. TAP Controller State Diagram................................................................................................................. 91
Figure 9-1. Intel Nonmuxed Read Cycle ................................................................................................................... 97
Figure 9-2. Intel Mux Read Cycle .............................................................................................................................. 98
Figure 9-3. Intel Nonmux Write Cycle...................................................................................................................... 100
Figure 9-4. Intel Mux Write Cycle ............................................................................................................................ 101
Figure 9-5. Motorola Nonmux Read Cycle .............................................................................................................. 103
Figure 9-6. Motorola Mux Read Cycle ..................................................................................................................... 104
Figure 9-7. Motorola Nonmux Write Cycle .............................................................................................................. 106
Figure 9-8. Motorola Mux Write Cycle ..................................................................................................................... 107
Figure 9-9. Serial Bus Timing Write Operation........................................................................................................ 108
Figure 9-10. Serial Bus Timing Read Operation with CLKE = 0.............................................................................. 108
Figure 9-11. Serial Bus Timing Read Operation with CLKE = 1.............................................................................. 108
Figure 9-12. Transmitter Systems Timing................................................................................................................ 109
Figure 9-13. Receiver Systems Timing ................................................................................................................... 110
Figure 9-14. JTAG Timing ....................................................................................................................................... 111
Figure 10-1. 256-Ball TEBGA .................................................................................................................................. 112



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com