AD9139 datasheet(32/56 Pages) AD

32 / 56 page

AD9139

Data Sheet

INTERRUPT REQUEST OPERATION

The AD9139 provides an interrupt request output signal on

Pin 50 and Pin 51 (IRQ2 and IRQ1, respectively) to notify

an external host processor of significant device events. Upon

assertion of the interrupt, query the device to determine the

precise event that occurred. The IRQ1 pin and IRQ2 pin are

open-drain, active low outputs. Pull the IRQx pin high

(DVDD18 supply) external to the device. The IRQx pin can be

tied to the interrupt pins of other devices with open-drain

outputs to wire-OR these pins together.

Eleven event flags provide visibility into the device. These flags

are located in the two event flag registers, Register 0x05 and

selected in the interrupt enable registers, Register 0x03 and

flag latches and triggers the IRQ1 and/or IRQ2 pins. When the

flag interrupt is disabled, the event flag monitors the source

signal, but the IRQ1 and IRQ2 pins remain inactive.

INTERRUPT WORKING MECHANISM

Figure 40 shows the interrupt related circuitry and how the event

flag signals propagate to the IRQx output. The INTERRUPT_

ENABLE signal represents one bit from the interrupt enable

from the event flag register. The EVENT_FLAG_SOURCE signal

represents one of the device signals that can be monitored, such as

the PLL_LOCK signal from the PLL phase detector or the

FIFO_OVERFLOW signal from the FIFO controller.

When an interrupt enable bit is set high, the corresponding event

flag bit reflects a positively tripped version of the EVENT_FLAG_

SOURCE signal; that is, the event flag bit is latched on the rising

edge of the EVENT_FLAG_SOURCE signal. This signal also

asserts the external IRQx pins.

When an interrupt enable bit is set low, the event flag bit reflects

the present status of the EVENT_FLAG_SOURCE signal, and

the event flag has no effect on the external IRQx pins.

Clear the latched version of an event flag (the INTERRUPT_

SOURCE signal) in one of two ways. The recommended

method is by writing 1 to the corresponding event flag bit. The

second method is to use a hardware or software reset to clear the

INTERRUPT_SOURCE signal.

The IRQ2 circuitry works in the same way as the IRQ1 circuitry.

Any one or multiple event flags can be enabled to trigger

the IRQx pins. The user can select one or both hardware

interrupt pins for the enabled event flags. Register 0x07 and

routed. Set Register 0x07 and Register 0x08 to 0 for IRQ1 and set

these registers to 1 for IRQ2.

INTERRUPT SERVICE ROUTINE

Interrupt request management starts by selecting the set of

event flags that require host intervention or monitoring. Enable

the events that require host action so that the host is notified

when they occur. For events requiring host intervention

upon IRQx activation, run the following routine to clear an

interrupt request:

Read the status of the event flag bits that are being

monitored.

Set the interrupt enable bit low to monitor the unlatched

EVENT_FLAG_SOURCE signal directly.

Perform any actions that may be required to clear the

EVENT_FLAG_SOURCE signal. In many cases, no

specific actions are required.

Read the event flag to verify that the actions taken have

cleared the EVENT_FLAG_SOURCE signal.

Clear the interrupt by writing 1 to the event flag bit.

Set the interrupt enable bits of the events to be monitored.

Note that some EVENT_FLAG_SOURCE signals are latched

signals. Clear these signals by writing to the corresponding

event flag bit. For more information about each of the event

flags, see the Device Configuration Register Map and

Description section.

Figure 40. Simplified Schematic of IRQx Circuitry

INTERRUPT_ENABLE

EVENT_FLAG_SOURCE

DEVICE_RESET

EVENT_FLAG

INTERRUPT_

SOURCE

OTHER

INTERRUPT

SOURCES

IRQ

WRITE_1_TO_EVENT_FLAG

Rev. A | Page 32 of 56

AD9139 Datasheet(PDF) 32 Page - Analog Devices

AD9139 Datasheet(HTML) 32 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL