Electronic Components Datasheet Search
  English  ▼

X  

AD9139 Datasheet(PDF) 40 Page - Analog Devices

Part # AD9139
Description  TxDAC Digital-to- Analog Converter
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9139 Datasheet(HTML) 40 Page - Analog Devices

Back Button AD9139 Datasheet HTML 36Page - Analog Devices AD9139 Datasheet HTML 37Page - Analog Devices AD9139 Datasheet HTML 38Page - Analog Devices AD9139 Datasheet HTML 39Page - Analog Devices AD9139 Datasheet HTML 40Page - Analog Devices AD9139 Datasheet HTML 41Page - Analog Devices AD9139 Datasheet HTML 42Page - Analog Devices AD9139 Datasheet HTML 43Page - Analog Devices AD9139 Datasheet HTML 44Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 56 page
background image
AD9139
Data Sheet
DEVICE CONFIGURATION REGISTER MAP AND DESCRIPTION
Table 21. Device Configuration Register Map
Reg
Name
Bits
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reset RW
0x00
Common
[7:0]
Reserved
SPI_LSB_
FIRST
DEVICE_RESET
Reserved
0x00
RW
0x01
PD_
CONTROL
[7:0]
PD_DAC
Reserved
PD_DATARCV
Reserved
PD_DEVICE
PD_DACCLK
PD_FRAME
0xC0
RW
0x03
INTERRUPT_
ENABLE0
[7:0]
Reserved
ENABLE_
SYNC_LOST
ENABLE_
SYNC_
LOCKED
ENABLE_
SYNC_DONE
ENABLE_PLL_
LOST
ENABLE_PLL_
LOCKED
Reserved
0x00
RW
0x04
INTERRUPT_
ENABLE1
[7:0]
ENABLE_
PARITY_FAIL
ENABLE_SED_
FAIL
ENABLE_DLL_
WARNING
ENABLE_DLL_
LOCKED
Reserved
ENABLE_FIFO_
UNDERFLOW
ENABLE_
FIFO_
OVERFLOW
Reserved
0x00
RW
0x05
INTERRUPT_
FLAG0
[7:0]
Reserved
SYNC_LOST
SYNC_LOCKED
SYNC_DONE
PLL_LOST
PLL_LOCKED
Reserved
0x00
R
0x06
INTERRUPT_
FLAG1
[7:0]
PARITY_
FAIL
SED_FAIL
DLL_
WARNING
DLL_LOCKED
Reserved
FIFO_
UNDERFLOW
FIFO_
OVERFLOW
Reserved
0x00
R
0x07
IRQ_SEL0
[7:0]
Reserved
SEL_SYNC_
LOST
SEL_SYNC_
LOCKED
SEL_SYNC_
DONE
SEL_PLL_LOST
SEL_PLL_
LOCKED
Reserved
0x00
RW
0x08
IRQ_SEL1
[7:0]
SEL_PARITY_
FAIL
SEL_SED_FAIL
SEL_DLL_
WARNING
SEL_DLL_
LOCKED
Reserved
FIFO_
UNDERFLOW
FIFO_
OVERFLOW
Reserved
0x00
RW
0x09
FRAME_MODE
[7:0]
Reserved
PARUSAGE
FRMUSAGE
Reserved
FRAME_PIN_USAGE
0x00
RW
0x0A
DATA_CNTR_0
[7:0]
DLL_
ENABLE
DUTY_
CORRECTION_
EN
Reserved
DLL_PHASE_OFFSET
0x40
RW
0x0B
DATA_CNTR_1
[7:0]
CLEAR_WARN
Reserved
0x39
RW
0x0C
DATA_CNTR_2
[7:0]
Reserved
0x64
RW
0x0D
DATA_CNTR_3
[7:0]
LOW_
DCI_EN
Reserved
DC_COUPLE_
LOW_EN
Reserved
0x06
RW
0x0E
DATA_STAT_0
[7:0]
DLL_LOCK
DLL_WARN
DLL_START_
WARNING
DLL_END_
WARNING
Reserved
DCI_ON
Reserved
DLL_
RUNNING
0x00
R
0x10
DACCLK_
RECEIVER_
CTRL
[7:0]
DACCLK_
DUTYCYCLE_
CORRECTION
Reserved
DACCLK_
CROSSPOINT_
CTRL_ENABLE
DACCLK_CROSSPOINT_LEVEL
0xFF
RW
0x11
REFCLK_
RECEIVER_CTRL
[7:0]
DUTYCYCLE_
CORRECTION
Reserved
REFCLK_
CROSSPOINT_
CTRL_ENABLE
REFCLK_CROSSPOINT_LEVEL
0x5F
RW
0x12
PLL_CTRL0
[7:0]
PLL_ENABLE
AUTO_MANUAL_
SEL
PLL_MANUAL_BAND
0x00
RW
0x14
PLL_CTRL2
[7:0]
PLL_LOOP_BW
PLL_CP_CURRENT
0xE7
RW
0x15
PLL_CTRL3
[7:0]
DIGLOGIC_DIVIDER
Reserved
CROSSPOINT_
CTRL_EN
VCO_DIVIDER
LOOP_DIVIDER
0xC9
RW
0x16
PLL_STATUS0
[7:0]
PLL_LOCK
Reserved
VCO_CTRL_VOLTAGE_READBACK
0x00
R
0x17
PLL_STATUS1
[7:0]
Reserved
PLL_BAND_READBACK
0x00
R
0x18
DAC_FS_ADJ0
[7:0]
DAC_FULLSCALE_ADJUST_LSB
0xF9
RW
0x19
DAC_FS_ADJ1
[7:0]
BG_TRIM
RESERVED
DAC_FULLSCALE_ADJUST_
MSB
0xE1
RW
0x1C
DIE_TEMP_
SENSOR_CTRL
[7:0]
Reserved
FS_CURRENT
REF_CURRENT
DIE_TEMP_
SENSOR_EN
0x02
RW
0x1D
DIE_TEMP_LSB
[7:0]
DIE_TEMP_LSB
0x00
R
0x1E
DIE_TEMP_MSB [7:0]
DIE_TEMP_MSB
0x00
R
0x1F
CHIP_ID
[7:0]
CHIP_ID
0x0A
R
0x20
INTERRUPT_
CONFIG
[7:0]
INTERRUPT_CONFIGURATION
0x00
RW
0x21
SYNC_CTRL
[7:0]
Reserved
SYNC_CLK_
EDGE_SEL
SYNC_
ENABLE
0x00
RW
0x22
FRAME_RST_
CTRL
[7:0]
Reserved
ARM_FRAME
EN_CON_
FRAME_RESET
FRAME_RESET_MODE
0x12
RW
0x23
FIFO_LEVEL_
CONFIG
[7:0]
Reserved
INTEGER_FIFO_LEVEL_REQUEST
Reserved
FRACTIONAL_FIFO_LEVEL_REQUEST
0x40
RW
0x24
FIFO_LEVEL_
READBACK
[7:0]
Reserved
INTEGER_FIFO_LEVEL_READBACK
Reserved
FRACTIONAL_FIFO_LEVEL_READBACK
0x00
R
0x25
FIFO_CTRL
[7:0]
Reserved
FIFO_SPI_
RESET_ACK
FIFO_SPI_
RESET_
REQUEST
0x00
RW
0x26
DATA_
FORMAT_SEL
[7:0]
DATA_
FORMAT
Reserved
DATA_BUS_
WIDTH
0x00
RW
0x27
DATAPATH_
CTRL
[7:0]
INVSINC_
ENABLE
Reserved
DIG_GAIN_
DCOFFSET_
ENABLE
Reserved
0x00
RW
Rev. A | Page 40 of 56



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com