AD9139 datasheet(3/56 Pages) AD

3 / 56 page

Data Sheet

AD9139

PLL Control Register ..................................................................46

PLL Control Register ..................................................................47

PLL Status Register .....................................................................47

PLL Status Register .....................................................................48

DAC FS Adjust LSB Register .....................................................48

DAC FS Adjust MSB Register....................................................48

Die Temperature Sensor Control Register...............................48

Die Temperature LSB Register ..................................................48

Die Temperature MSB Register.................................................49

Chip ID Register..........................................................................49

Interrupt Configuration Register..............................................49

Sync CTRL Register ....................................................................49

Frame Reset CTRL Register.......................................................49

FIFO Level Configuration Register ..........................................50

FIFO Level Readback Register ..................................................50

FIFO CTRL Register...................................................................50

Data Format Select Register.......................................................51

Datapath Control Register .........................................................51

Interpolation Control Register ..................................................51

Power-Down Data Input 0 Register..........................................51

DAC_DC_OFFSET0 Register ...................................................51

DAC_DC_OFFSET1 Register ...................................................51

DAC_GAIN_ADJ Register ........................................................52

Gain Step Control0 Register......................................................52

Gain Step Control1 Register......................................................52

TX Enable Control Register ......................................................52

DAC Output Control Register ..................................................53

DLL Cell Enable 0 Register........................................................53

DLL Cell Enable 1 Register........................................................53

SED Control Register .................................................................53

SED Pattern S0 Low Bits Register .............................................54

SED Pattern S0 High Bits Register............................................54

SED Pattern S1 Low Bits Register .............................................54

SED Pattern S1 High Bits Register............................................54

SED Pattern S2 Low Bits Register .............................................54

SED Pattern S2 High Bits Register............................................54

SED Pattern S3 Low Bits Register .............................................54

SED Pattern S3 High Bits Register............................................55

Parity Control Register...............................................................55

Parity Error Rising Edge Register .............................................55

Parity Error Falling Edge Register ............................................55

Version Register ..........................................................................55

Packaging and Ordering Information ..........................................56

Outline Dimensions ...................................................................56

Ordering Guide ...........................................................................56

REVISION HISTORY

3/14—Rev. 0 to Rev. A

Change to Register 0x7F, Table 21.................................................41

Change to Table 80..........................................................................55

10/13—Revision 0: Initial Version

Rev. A | Page 3 of 56

AD9139 Datasheet(PDF) 3 Page - Analog Devices

AD9139 Datasheet(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL