Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ES8388 Datasheet(PDF) 11 Page - Suzhou Everest Semiconductor Co. Ltd.

Part # ES8388
Description  Low Power Stereo Audio CODEC With Headphone Amplifier
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EVEREST [Suzhou Everest Semiconductor Co. Ltd.]
Direct Link  http://www.everest-semi.com/en_index.html
Logo EVEREST - Suzhou Everest Semiconductor Co. Ltd.

ES8388 Datasheet(HTML) 11 Page - Suzhou Everest Semiconductor Co. Ltd.

Back Button ES8388 Datasheet HTML 7Page - Suzhou Everest Semiconductor Co. Ltd. ES8388 Datasheet HTML 8Page - Suzhou Everest Semiconductor Co. Ltd. ES8388 Datasheet HTML 9Page - Suzhou Everest Semiconductor Co. Ltd. ES8388 Datasheet HTML 10Page - Suzhou Everest Semiconductor Co. Ltd. ES8388 Datasheet HTML 11Page - Suzhou Everest Semiconductor Co. Ltd. ES8388 Datasheet HTML 12Page - Suzhou Everest Semiconductor Co. Ltd. ES8388 Datasheet HTML 13Page - Suzhou Everest Semiconductor Co. Ltd. ES8388 Datasheet HTML 14Page - Suzhou Everest Semiconductor Co. Ltd. ES8388 Datasheet HTML 15Page - Suzhou Everest Semiconductor Co. Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 36 page
background image
Everest Semiconductor
ES8388
Revision 5.0
July 2018
Latest datasheet: www.everest-semi.com or info@everest-semi.com
11
Table 3 Write Data to Register in 2-wire Interface Mode
Chip Address
R/W
Register Address
Data to be written
start
001000
AD0
0
ACK
RAM
ACK
DATA
ACK
Stop
Figure 2a 2-wire Write Timing
Table 4 Read Data from Register in 2-wire Interface Mode
Chip Address
R/W
Register Address
Start
001000
AD0
0
ACK
RAM
ACK
Chip Address
R/W
Data to be read
Start
001000
AD0
1
ACK
Data
NACK
Stop
Figure 2b 2-wire Read Timing
6
CONFIGURATION REGISTER DEFINITION
SPI and 2-wire configuration interface share the same registers because there
is only one interface active at any time. There are total of 53 user
programmable 8-bit registers in this device. These registers control the
operations of ADC and DAC. External master controller can access these
registers by using the slave address specified in RAM (Register Address Map)
register as shown in the Table 5.
Table 5 Bit Content of Register Address Map
B7
B6
B5
B4
B3
B2
B1
B0
Reg. 00
SCPReset
LRCM
DACMCLK
SameFs
SeqEn
EnRef
VMIDSEL
Reg. 01
LPVcmMod
LPVrefBuf
PdnAna
PdnIbiasgen
VrefrLo
PdnVrefbuf



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com