| Electronic Components Datasheet Search |
|
LM5026 Datasheet(PDF) 17 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LM5026 Datasheet(HTML) 17 Page - National Semiconductor (TI) |
|
17 / 23 page ![]() Applications Information (Continued) UNDER-VOLTAGE LOCKOUT (UVLO) When the UVLO pin voltage is below 0.4V the controller is in a low current shutdown mode. When the UVLO pin voltage is greater than 0.4V but less than 1.25V the controller is in standby mode. When the UVLO pin voltage is greater than 1.25V the controller is fully enabled. Typically, two external resistors program the minimum operational voltage for the power converter as shown in Figure 13. When UVLO pin voltage is above the 1.25V threshold, an internal 20 µA current source is enabled to raise the voltage at the UVLO pin, thus providing threshold hysteresis. Resistance values for R1 and R2 can be determined from: R1=V HYS /20µA Where V PWR is the desired turn-on voltage and VHYS is the desired UVLO hysteresis at V PWR. For example, if the LM5026 is to be enabled when V PWR reaches 33V, and disabled when V PWR is decreased to 30V, R1 calculates to 150 k Ω, and R2 calculates to 5.9 kΩ. The voltage at the UVLO pin should not exceed 6V at any time. Be sure to check both the power and voltage rating for the selected R1 resistor. Remote configuration of the controller’s operational modes can be accomplished with open drain device(s) connected to the UVLO pin as shown in Figure 14. OSCILLATOR (RT, SYNC) Oscillator (RT, SYNC) The oscillator frequency is generally selected in conjunction with the design of the system mag- netic components along with the volume and efficiency goals for a given power converter design. The total RT resistance at the RT pin sets the oscillator frequency. The RT resistors should be one of the first components placed and connected when designing the PC board. Direct, short connections to each side of the RT resistors (RT, DCL and AGND pins) are recommended . The SYNC pin can be used to synchronize the internal oscillator to an external clock. An open drain output is the recommended interface from the external clock to the SYNC pin. The clock pulse width should be greater than 15 ns. The external clock must be a higher frequency than the free running frequency set by the RT resistor. Multiple LM5026 devices can be synchronized together simply by connecting the devices SYNC pins together. Care should be taken to ensure the ground potential differences between devices are minimized. In this configuration all of the devices will be synchronized to the highest frequency device. VOLTAGE FEEDBACK (COMP) The COMP pin is designed to accept the voltage loop feed- back error signal from the regulated output via an error amplifier and (typically) an optocoupler. In a typical configu- ration, VOUT is compared to a precision reference voltage by the error amplifier. The amplifier’s output drives the opto- coupler, which in turn drives the COMP pin. The parasitic capacitance of the optocoupler often limits the achievable loop bandwidth for a given power converter. The optocoupler LED and detector junction capacitance produce a low fre- quency pole in the voltage regulation loop. The LM5026 current controlled optocoupler interface (COMP) previously described, greatly increases the pole frequency associated with the optocoupler. CURRENT SENSE (CS) The CS pin receives an input signal representative of the transformer primary current, either from a current sense transformer (Figure 15) or from a resistor in series with the source of the primary switch (Figure 16). In both cases the sensed current creates a ramping voltage across R1, while the R F/CF filter suppresses noise and transients. R1, RF and C F should be as physically close to the LM5026 as possible, and the ground connection from the current sense trans- former, or R1, should be a dedicated track to the AGND pin. The current sense components must provide >0.5V at the CS pin when an over-current condition exists. 20147923 FIGURE 12. Start-up Regulator for V PWR >100V 20147924 FIGURE 13. Basic UVLO Configuration 20147925 FIGURE 14. Remote Standby and Disable Control www.national.com 17 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |