Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PCM1791ADB Datasheet(PDF) 43 Page - Texas Instruments

Click here to check the latest version.
Part # PCM1791ADB
Description  24-BIT, 192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STEREO DIGITAL-TO-ANALOG CONVERTER
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCM1791ADB Datasheet(HTML) 43 Page - Texas Instruments

Back Button PCM1791ADB Datasheet HTML 39Page - Texas Instruments PCM1791ADB Datasheet HTML 40Page - Texas Instruments PCM1791ADB Datasheet HTML 41Page - Texas Instruments PCM1791ADB Datasheet HTML 42Page - Texas Instruments PCM1791ADB Datasheet HTML 43Page - Texas Instruments PCM1791ADB Datasheet HTML 44Page - Texas Instruments PCM1791ADB Datasheet HTML 45Page - Texas Instruments PCM1791ADB Datasheet HTML 46Page - Texas Instruments PCM1791ADB Datasheet HTML 47Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 58 page
background image
PCM1791A
SLES071A − MARCH 2003 − REVISED JANUARY 2004
www.ti.com
43
DSD MODE CONFIGURATION AND FUNCTION CONTROLS
Configuration for the DSD Interface Mode
DSD = 1 (Register 20, B5)
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
−
−
−
−
−
−
−
−
Register 17
R/W
0
0
1
0
0
0
1
−
−
−
−
−
−
−
−
Register 18
R/W
0
0
1
0
0
1
0
−
−
−
−
DMF1
DMF0
−
−
Register 19
R/W
0
0
1
0
0
1
1
REV
−
−
OPE
−
−
−
−
Register 20
R/W
0
0
1
0
1
0
0
−
SRST
1
−
MONO
−
OS1
OS0
Register 21
R
0
0
1
0
1
0
1
−
−
−
−
−
DZ1
DZ0
−
Register 22
R
0
0
1
0
1
1
0
−
−
−
−
−
−
ZFGR
ZFGL
NOTE:
−: Function is disabled. No operation even if data bit is set
DMF[1:0]: Analog FIR Performance Selection
Default value: 00
DMF[1:0]
Analog FIR Performance Select
00
FIR-1 (default)
01
FIR-2
10
FIR-3
11
FIR-4
Plots for the four analog FIR filter responses are shown in the ANALOG FIR FILTER PERFORMANCE IN DSD
MODE section of this data sheet.
OS[1:0]: Analog-FIR Operation Speed Selection
Default value: 00
OS[1:0]
Operation Speed Select
00
fDBCK (default)
01
fDBCK/2
10
Reserved
11
fDBCK/4
The OS bits in the DSD mode select the operating rate of the analog FIR. The OS bits must be set before setting
the DSD bit to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com