Electronic Components Datasheet Search
  English  ▼

X  

AM5728 Datasheet(PDF) 236 Page - Texas Instruments

Click here to check the latest version.
Part # AM5728
Description  Sitara Processors Silicon Revision 2.0
PDF  415 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM5728 Datasheet(HTML) 236 Page - Texas Instruments

Back Button AM5728 Datasheet HTML 232Page - Texas Instruments AM5728 Datasheet HTML 233Page - Texas Instruments AM5728 Datasheet HTML 234Page - Texas Instruments AM5728 Datasheet HTML 235Page - Texas Instruments AM5728 Datasheet HTML 236Page - Texas Instruments AM5728 Datasheet HTML 237Page - Texas Instruments AM5728 Datasheet HTML 238Page - Texas Instruments AM5728 Datasheet HTML 239Page - Texas Instruments AM5728 Datasheet HTML 240Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 236 / 415 page
background image
236
AM5729, AM5728, AM5726
SPRS953F – DECEMBER 2015 – REVISED MAY 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM5729 AM5728 AM5726
Timing Requirements and Switching Characteristics
Copyright © 2015–2019, Texas Instruments Incorporated
Table 7-17. DPI Video Output i (i = 1..3) MANUAL3 Switching Characteristics
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
D1
tc(clk)
Cycle time, output pixel clock vouti_clk
6.06 (2)
ns
D2
tw(clkL)
Pulse duration, output pixel clock vouti_clk low
P*0.5-1
(1)
ns
D3
tw(clkH)
Pulse duration, output pixel clock vouti_clk high
P*0.5-1
(1)
ns
D5
td(clk-ctlV)
Delay time, output pixel clock vouti_clk transition to
output data vouti_d[23:0] valid
DPI1
2.85
5.56
ns
DPI2, DPI3
2.78
5.91
ns
D6
td(clk-dV)
Delay time, output pixel clock vouti_clk transition to
output control signals vouti_vsync, vouti_hsync,
vouti_de, and vouti_fld valid
DPI1
2.85
5.56
ns
DPI2, DPI3
2.78
5.91
ns
(1) P = output vouti_clk period in ns.
(2) SERDES transceivers may be sensitive to the jitter profile of vouti_clk. A clock jitter cleaner such as the CDCE813 may be needed to
meet the required jitter masks of the SERDES transceiver. See Application Note SPRAC62 for general reference on a similar device
with the same interface.
Table 7-18. DPI Video Output i (i = 1..3) MANUAL4 Switching Characteristics
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
D1
tc(clk)
Cycle time, output pixel clock vouti_clk
6.06 (2)
ns
D2
tw(clkL)
Pulse duration, output pixel clock vouti_clk low
P*0.5-1
(1)
ns
D3
tw(clkH)
Pulse duration, output pixel clock vouti_clk high
P*0.5-1
(1)
ns
D5
td(clk-ctlV)
Delay time, output pixel clock vouti_clk transition to output
data vouti_d[23:0] valid
DPI1,
DPI2,
DPI3
3.55
6.61
ns
D6
td(clk-dV)
Delay time, output pixel clock vouti_clk transition to output
control signals vouti_vsync, vouti_hsync, vouti_de, and
vouti_fld valid
DPI1,
DPI2,
DPI3
3.55
6.61
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com