Electronic Components Datasheet Search
  English  ▼

X  

AM5728 Datasheet(PDF) 282 Page - Texas Instruments

Click here to check the latest version.
Part # AM5728
Description  Sitara Processors Silicon Revision 2.0
PDF  415 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM5728 Datasheet(HTML) 282 Page - Texas Instruments

Back Button AM5728 Datasheet HTML 278Page - Texas Instruments AM5728 Datasheet HTML 279Page - Texas Instruments AM5728 Datasheet HTML 280Page - Texas Instruments AM5728 Datasheet HTML 281Page - Texas Instruments AM5728 Datasheet HTML 282Page - Texas Instruments AM5728 Datasheet HTML 283Page - Texas Instruments AM5728 Datasheet HTML 284Page - Texas Instruments AM5728 Datasheet HTML 285Page - Texas Instruments AM5728 Datasheet HTML 286Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 282 / 415 page
background image
282
AM5729, AM5728, AM5726
SPRS953F – DECEMBER 2015 – REVISED MAY 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM5729 AM5728 AM5726
Timing Requirements and Switching Characteristics
Copyright © 2015–2019, Texas Instruments Incorporated
Table 7-46. Switching Characteristics for QSPI
No
PARAMETER
DESCRIPTION
Mode
MIN
MAX
UNIT
Q1
tc(SCLK)
Cycle time, sclk
Default
Timing
Mode,
Clock
Mode 0
13.02
ns
Default
Timing
Mode,
Clock
Mode 3
20.8
ns
Q2
tw(SCLKL)
Pulse duration, sclk low
Y*P-1 (1)
ns
Q3
tw(SCLKH)
Pulse duration, sclk high
Y*P-1 (1)
ns
Q4
td(CS-SCLK)
Delay time, sclk falling edge to cs active edge, CS3:0
Default
Timing
Mode
-M*P-2.0
(2) (3)
-M*P+2.0
(2) (3)
ns
Q5
td(SCLK-CS)
Delay time, sclk falling edge to cs inactive edge, CS3:0
Default
Timing
Mode
N*P-2.0
(2) (3)
N*P+2.0
(2) (3)
ns
Q6
td(SCLK-D1)
Delay time, sclk falling edge to d[0] transition
Default
Timing
Mode
-2
2
ns
Q7
tena(CS-D1LZ)
Enable time, cs active edge to d[0] driven (lo-z)
-P-3.5
-P+2.5
ns
Q8
tdis(CS-D1Z)
Disable time, cs active edge to d[0] tri-stated (hi-z)
-P-2.5
-P+2.0
ns
Q9
td(SCLK-D0)
Delay time, sclk first falling edge to first d[0] transition
PHA=0
Only,
Default
Timing
Mode
-2.45 - P
1 .45 - P
ns
(1) The Y parameter is defined as follows:
If DCLK_DIV is 0 or ODD then, Y equals 0.5.
If DCLK_DIV is EVEN then, Y equals (DCLK_DIV/2) / (DCLK_DIV+1).
For best performance, it is recommended to use a DCLK_DIV of 0 or ODD to minimize the duty cycle distortion. The HSDIVIDER on
CLKOUTX2_H13 output of DPLL_PER can be used to achieve the desired clock divider ratio. All required details about clock division
factor DCLK_DIV can be found in the device TRM.
(2) P = SCLK period.
(3) M=QSPI_SPI_DC_REG.DDx + 1 when Clock Mode 0.
M=QSPI_SPI_DC_REG.DDx when Clock Mode 3.
N = 2 when Clock Mode 0.
N = 3 when Clock Mode 3.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com