Electronic Components Datasheet Search
  English  ▼

X  

AM5728 Datasheet(PDF) 329 Page - Texas Instruments

Click here to check the latest version.
Part # AM5728
Description  Sitara Processors Silicon Revision 2.0
PDF  415 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM5728 Datasheet(HTML) 329 Page - Texas Instruments

Back Button AM5728 Datasheet HTML 325Page - Texas Instruments AM5728 Datasheet HTML 326Page - Texas Instruments AM5728 Datasheet HTML 327Page - Texas Instruments AM5728 Datasheet HTML 328Page - Texas Instruments AM5728 Datasheet HTML 329Page - Texas Instruments AM5728 Datasheet HTML 330Page - Texas Instruments AM5728 Datasheet HTML 331Page - Texas Instruments AM5728 Datasheet HTML 332Page - Texas Instruments AM5728 Datasheet HTML 333Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 329 / 415 page
background image
SSDR2
SSDR2
SSDR1
SSDR3
SSDR4
mmc2_clk
mmc2_cmd
mmc2_dat[7:0]
vayu_mmc2_02
SSDR2
SSDR2
SSDR1
SSDR6
SSDR5
SSDR8
SSDR7
mmc2_clk
mmc2_cmd
mmc2_dat[7:0]
vayu_mmc2_01
329
AM5729, AM5728, AM5726
www.ti.com
SPRS953F – DECEMBER 2015 – REVISED MAY 2019
Submit Documentation Feedback
Product Folder Links: AM5729 AM5728 AM5726
Timing Requirements and Switching Characteristics
Copyright © 2015–2019, Texas Instruments Incorporated
Table 7-106. Switching Characteristics for MMC2 - JC64 Standard SDR Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
SSDR1
fop(clk)
Operating frequency, mmc2_clk
24
MHz
SSDR2H tw(clkH)
Pulse duration, mmc2_clk high
0.5*P-
0.172
(1)
ns
SSDR2L
tw(clkL)
Pulse duration, mmc2_clk low
0.5*P-
0.172
(1)
ns
SSDR3
td(clkL-cmdV)
Delay time, mmc2_clk falling clock edge to mmc2_cmd transition
-16.96
16.96
ns
SSDR4
td(clkL-dV)
Delay time, mmc2_clk falling clock edge to mmc2_dat[7:0] transition
-16.96
16.96
ns
(1) P = output mmc2_clk period in ns
Figure 7-74. MMC/SD/SDIO in - Standard JC64 - Receiver Mode
Figure 7-75. MMC/SD/SDIO in - Standard JC64 - Transmitter Mode
7.23.2.2 High-speed JC64 SDR, 8-bit data, half cycle
Table 7-107 and Table 7-108 present Timing requirements and Switching characteristics for MMC2 - High
speed SDR in receiver and transmitter mode (see Figure 7-76 and Figure 7-77).
Table 7-107. Timing Requirements for MMC2 - JC64 High Speed SDR Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
JC643
tsu(cmdV-clkH)
Setup time, mmc2_cmd valid before mmc2_clk rising clock edge
5.6
ns
JC644
th(clkH-cmdV)
Hold time, mmc2_cmd valid after mmc2_clk rising clock edge
2.6
ns
JC647
tsu(dV-clkH)
Setup time, mmc2_dat[7:0] valid before mmc2_clk rising clock edge
5.6
ns
JC648
th(clkH-dV)
Hold time, mmc2_dat[7:0] valid after mmc2_clk rising clock edge
2.6
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com