Electronic Components Datasheet Search
  English  ▼

X  

AM5728 Datasheet(PDF) 325 Page - Texas Instruments

Click here to check the latest version.
Part # AM5728
Description  Sitara Processors Silicon Revision 2.0
PDF  415 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM5728 Datasheet(HTML) 325 Page - Texas Instruments

Back Button AM5728 Datasheet HTML 321Page - Texas Instruments AM5728 Datasheet HTML 322Page - Texas Instruments AM5728 Datasheet HTML 323Page - Texas Instruments AM5728 Datasheet HTML 324Page - Texas Instruments AM5728 Datasheet HTML 325Page - Texas Instruments AM5728 Datasheet HTML 326Page - Texas Instruments AM5728 Datasheet HTML 327Page - Texas Instruments AM5728 Datasheet HTML 328Page - Texas Instruments AM5728 Datasheet HTML 329Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 325 / 415 page
background image
mmc _clk
1
mmc _cmd
1
mmc _dat[3:0]
1
DDR503(min)
DDR504(max)
DDR504(min)
DDR504(min)
vayu_mmc1_14
DDR500
DDR501
DDR502
DDR503(max)
DDR504(max)
mmc _clk
1
mmc _cmd
1
mmc _dat[3:0]
1
DDR506
DDR508
DDR507
DDR507
DDR508
vayu_mmc1_13
DDR502
DDR501
DDR505
DDR500
325
AM5729, AM5728, AM5726
www.ti.com
SPRS953F – DECEMBER 2015 – REVISED MAY 2019
Submit Documentation Feedback
Product Folder Links: AM5729 AM5728 AM5726
Timing Requirements and Switching Characteristics
Copyright © 2015–2019, Texas Instruments Incorporated
Table 7-102. Switching Characteristics for MMC1 - SD Card DDR50 Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
DDR500
fop(clk)
Operating frequency, mmc1_clk
48
MHz
DDR501
tw(clkH)
Pulse duration, mmc1_clk high
0.5*P-
0.185
(1)
ns
DDR502
tw(clkL)
Pulse duration, mmc1_clk low
0.5*P-
0.185
(1)
ns
DDR503
td(clk-cmdV)
Delay time, mmc1_clk transition to mmc1_cmd transition
1.225
6.6
ns
DDR504
td(clk-dV)
Delay time, mmc1_clk transition to mmc1_dat[3:0] transition
1.225
6.6
ns
(1) P = output mmc1_clk period in ns
Figure 7-72. SDMMC - High Speed SD - DDR - Data/Command Receive
Figure 7-73. SDMMC - High Speed SD - DDR - Data/Command Transmit
NOTE
To configure the desired virtual mode the user must set MODESELECT bit and
DELAYMODE bitfield for each corresponding pad control register.
The pad control registers are presented in Table 4-3 and described in Device TRM, Control
Module Chapter.
Virtual IO Timings Modes must be used to ensure some IO timings for MMC1. See Table 7-2 Modes
Summary for a list of IO timings requiring the use of Virtual IO Timings Modes. See Table 7-103 Virtual
Functions Mapping for MMC1 for a definition of the Virtual modes.
Table 7-103 presents the values for DELAYMODE bitfield.
Table 7-103. Virtual Functions Mapping for MMC1
BALL
BALL NAME
Delay Mode Value
MUXMODE[15:
0]
MMC1_VIRTUA
L1
MMC1_VIRTU
AL2
MMC1_VIRTUA
L5
MMC1_VIRTUA
L6
MMC1_VIRTUA
L7
0
W6
mmc1_clk
11
10
7
6
5
mmc1_clk



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com