Electronic Components Datasheet Search
  English  ▼

X  

AM5728 Datasheet(PDF) 324 Page - Texas Instruments

Click here to check the latest version.
Part # AM5728
Description  Sitara Processors Silicon Revision 2.0
PDF  415 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM5728 Datasheet(HTML) 324 Page - Texas Instruments

Back Button AM5728 Datasheet HTML 320Page - Texas Instruments AM5728 Datasheet HTML 321Page - Texas Instruments AM5728 Datasheet HTML 322Page - Texas Instruments AM5728 Datasheet HTML 323Page - Texas Instruments AM5728 Datasheet HTML 324Page - Texas Instruments AM5728 Datasheet HTML 325Page - Texas Instruments AM5728 Datasheet HTML 326Page - Texas Instruments AM5728 Datasheet HTML 327Page - Texas Instruments AM5728 Datasheet HTML 328Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 324 / 415 page
background image
mmc1_clk
mmc1_cmd
mmc1_dat[3:0]
SDR1041
SDR1042L
SDR1042H
SDR1045
SDR1046
SDR1045
SDR1046
vayu_mmc1_12
mmc1_clk
mmc1_cmd
mmc1_dat[3:0]
vayu_mmc1_11
SDR1041
SDR1042H
SDR1042L
SDR1043
SDR1044
SDR1048
SDR1047
324
AM5729, AM5728, AM5726
SPRS953F – DECEMBER 2015 – REVISED MAY 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM5729 AM5728 AM5726
Timing Requirements and Switching Characteristics
Copyright © 2015–2019, Texas Instruments Incorporated
Table 7-100. Switching Characteristics for MMC1 - SD Card SDR104 Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
SDR1041 fop(clk)
Operating frequency, mmc1_clk
192
MHz
SDR1042
H
tw(clkH)
Pulse duration, mmc1_clk high
0.5*P-
0.185
(1)
ns
SDR1042
L
tw(clkL)
Pulse duration, mmc1_clk low
0.5*P-
0.185
(1)
ns
SDR1045 td(clkL-cmdV)
Delay time, mmc1_clk falling clock edge to mmc1_cmd transition
-1.09
0.49
ns
SDR1046 td(clkL-dV)
Delay time, mmc1_clk falling clock edge to mmc1_dat[3:0] transition
-1.09
0.49
ns
(1) P = output mmc1_clk period in ns
Figure 7-70. MMC/SD/SDIO in - High Speed SDR104 - Receiver Mode
Figure 7-71. MMC/SD/SDIO in - High Speed SDR104 - Transmitter Mode
7.23.1.7 UHS-I DDR50, 4-bit data
Table 7-101 and Table 7-102 present Timing requirements and Switching characteristics for MMC1 -
DDR50 in receiver and transmitter mode (see Figure 7-72 and Figure 7-73).
Table 7-101. Timing Requirements for MMC1 - SD Card DDR50 Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
DDR505
tsu(cmdV-clk)
Setup time, mmc1_cmd valid before mmc1_clk transition
1.79
ns
DDR506
th(clk-cmdV)
Hold time, mmc1_cmd valid after mmc1_clk transition
1.6
ns
DDR507
tsu(dV-clk)
Setup time, mmc1_dat[3:0] valid before mmc1_clk transition
Pad
Loopback
1.79
ns
Internal
Loopback
1.79
ns
DDR508
th(clk-dV)
Hold time, mmc1_dat[3:0] valid after mmc1_clk transition
Pad
Loopback
1.6
ns
Internal
Loopback
1.6
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com