AM5728 datasheet(383/415 Pages) TI1

383 / 415 page

DDR3

Controller

PCB_DDR3_3

DDR3 Keepout Region

383

AM5729, AM5728, AM5726

www.ti.com

SPRS953F – DECEMBER 2015 – REVISED MAY 2019

Submit Documentation Feedback

Product Folder Links: AM5729 AM5728 AM5726

Applications, Implementation, and Layout

(1) DDR3 keepout region to encompass entire DDR3 routing area.

(2) Non-DDR3 signals allowed within DDR3 keepout region provided they are separated from DDR3 routing layers by a ground plane.

(3) If a device has more than one DDR controller, the signals from the other controller(s) are considered non-DDR3 and should be

separated by this specification.

8.2.2.8

DDR3 Keepout Region

The region of the PCB used for DDR3 circuitry must be isolated from other signals. The DDR3 keepout

region is defined for this purpose and is shown in Figure 8-5. The size of this region varies with the

placement and DDR routing. Additional clearances required for the keepout region are shown in Table 8-

7. Non-DDR3 signals should not be routed on the DDR signal layers within the DDR3 keepout region.

Non-DDR3 signals may be routed in the region, provided they are routed on layers separated from the

DDR signal layers by a ground layer. No breaks should be allowed in the reference ground layers in this

region. In addition, the 1.5-V DDR3 power plane should cover the entire keepout region. Also note that the

two signals from the DDR3 controller should be separated from each other by the specification in Table 8-

7, (see KOD37).

Figure 8-5. DDR3 Keepout Region

AM5728 Datasheet(PDF) 383 Page - Texas Instruments