AM5728 datasheet(384/415 Pages) TI1

384 / 415 page

384

AM5729, AM5728, AM5726

SPRS953F – DECEMBER 2015 – REVISED MAY 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: AM5729 AM5728 AM5726

Applications, Implementation, and Layout

8.2.2.9

Bulk Bypass Capacitors

Bulk bypass capacitors are required for moderate speed bypassing of the DDR3 and other circuitry.

Table 8-8 contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note

that this table only covers the bypass needs of the DDR3 controllers and DDR3 devices. Additional bulk

bypass capacitance may be needed for other circuitry.

Table 8-8. Bulk Bypass Capacitors

NO.

PARAMETER

MIN

MAX

UNIT

vdds_ddrx bulk bypass capacitor count(1)

Devices

vdds_ddrx bulk bypass total capacitance

μF

(1) These devices should be placed near the devices they are bypassing, but preference should be given to the placement of the high-

speed (HS) bypass capacitors and DDR3 signal routing.

8.2.2.10 High-Speed Bypass Capacitors

High-speed (HS) bypass capacitors are critcal for proper DDR3 interface operation. It is particularly

important to minimize the parasitic series inductance of the HS bypass capacitors, processor/DDR power,

and processor/DDR ground connections. Table 8-9 contains the specification for the HS bypass capacitors

as well as for the power connections on the PCB. Generally speaking, it is good to:

1. Fit as many HS bypass capacitors as possible.

2. Minimize the distance from the bypass cap to the pins/balls being bypassed.

3. Use the smallest physical sized capacitors possible with the highest capacitance readily available.

4. Connect the bypass capacitor pads to their vias using the widest traces possible and using the largest

hole size via possible.

5. Minimize via sharing. Note the limites on via sharing shown in Table 8-9.

Table 8-9. High-Speed Bypass Capacitors

NO.

PARAMETER

MIN

TYP

MAX

UNIT

HS bypass capacitor package size(1)

0201

0402

10 Mils

Distance, HS bypass capacitor to processor being bypassed(2)(3)(4)

400

Mils

processor HS bypass capacitor count per vdds_ddrx rail (12)

See Section 8.4 and (11)

Devices

processor HS bypass capacitor total capacitance per vdds_ddrx rail (12)

See Section 8.4 and (11)

μF

Number of connection vias for each device power/ground ball(5)

Vias

Trace length from device power/ground ball to connection via(2)

Mils

Distance, HS bypass capacitor to DDR device being bypassed(6)

150

Mils

DDR3 device HS bypass capacitor count(7)

Devices

DDR3 device HS bypass capacitor total capacitance(7)

0.85

μF

Number of connection vias for each HS capacitor(8)(9)

Vias

Trace length from bypass capacitor connect to connection via(2)(9)

100

Mils

Number of connection vias for each DDR3 device power/ground ball(10)

Vias

Trace length from DDR3 device power/ground ball to connection via(2)(8)

Mils

(1) LxW, 10-mil units, that is, a 0402 is a 40x20-mil surface-mount capacitor.

(2) Closer/shorter is better.

(3) Measured from the nearest processor power/ground ball to the center of the capacitor package.

(4) Three of these capacitors should be located underneath the processor, between the cluster of DDR_1V5 balls and ground balls,

between the DDR interfaces on the package.

(5) See the Via Channel™ escape for the processor package.

(6) Measured from the DDR3 device power/ground ball to the center of the capacitor package.

(7) Per DDR3 device.

(8) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board. No sharing of

AM5728 Datasheet(PDF) 384 Page - Texas Instruments

AM5728 Datasheet(HTML) 384 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL