LM75

http://onsemi.com

7

REGISTER SET AND PROGRAMMER’S MODEL

Register (POINT), 8–bits, Write–only

Pointer Register (POINT)

D[7]

D[6]

D[5]

D[4]

D[3]

D[2]

D[1]

D[0]

Must Be Set To Zero

Pointer

Register Selection via the Pointer Register:

D1

D0

Register Selection

0

0

TEMP

0

1

CONFIG

1

0

THYST

1

1

TSET

Configuration Register (CONFIG), 8–bits,

Read/Write

Configuration Register (CONFIG)

D[7]

D[6]

D[5]

D[4]

D[3]

D[2]

D[1]

D[0]

Must Be Set

To Zero

Fault

Queue

INT/

CMPTR.

POLAR-

ITY

COMP/

INT.

Shut–

Down

D0: Shutdown:

0 = Normal Operation

1 = Shutdown Mode

D1: CMPTR/INT: 0 = Comparator Mode

1 = Interrupt Mode

D2: INT/CMPTR POLARITY: 0 = Active Low

1 = Active High

D3

–

D4:

Fault

Queue:

Number

of

sequential

temperature–to–digital conversions with the same result

before the INT/CMPTR output is updated:

D4

D3

Number of Conversions

0

0

1 (Power–up–default)

0

1

2

1

0

4

1

1

6