Electronic Components Datasheet Search
  English  ▼

X  

GC5018 Datasheet(PDF) 13 Page - Texas Instruments

Part # GC5018
Description  8-CHANNEL WIDEBAND RECEIVER
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

GC5018 Datasheet(HTML) 13 Page - Texas Instruments

Back Button GC5018 Datasheet HTML 9Page - Texas Instruments GC5018 Datasheet HTML 10Page - Texas Instruments GC5018 Datasheet HTML 11Page - Texas Instruments GC5018 Datasheet HTML 12Page - Texas Instruments GC5018 Datasheet HTML 13Page - Texas Instruments GC5018 Datasheet HTML 14Page - Texas Instruments GC5018 Datasheet HTML 15Page - Texas Instruments GC5018 Datasheet HTML 16Page - Texas Instruments GC5018 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 115 page
background image
www.ti.com
data to FIFO for rxin_a
data to FIFO for rxin_b
data to FIFO for rxin_c
data to FIFO for rxin_d
16
16
16
16
16
16
16
16
16
16
16
16
rxin_a
Test and
Noise
Generator
sync
rxin_b
rxin_c
rxin_d
slf_tst_ena
rduz_sens_ena
Test and
Noise
Generator
Test and
Noise
Generator
Test and
Noise
Generator
lfsr(17)
lfsr(16)
rxin _X(15:0)
lfsr (15:0)
to FIFO for rxin _X
nz_pwr_mask(15:0)
16
16
16
16 XORs
16 ANDs
16
16
rduz_sens_ena
GC5018
8-CHANNEL WIDEBAND RECEIVER
SLWS169 – MAY 2005
The LFSR circuits can also be used to add noise to the rxin_a/b/c/d input signals by setting the
rduz_sens_ena control register bit. The magnitude of the noise added can be adjusted by programming
the nz_pwr_mask(15:0) control register. In the figure below, X = {a,b,c or d}.
PROGRAMMING
VARIABLE
DESCRIPTION
slf_tst_ena
When set, the test signal generators replace the rxin_a/b/c/d input signals with internally generated
psuedo random sequences. The fifo_bypass bit must be set when this bit is set.
rduz_sens_ena
Enables the LFSR, adding noise to the ADC input data when set.
nz_pwr_mask(15:0)
Selects the power of the noise added to the ADC input data.
adc_fifo_bypass
When set, the FIFO is essentially bypassed, and the adcclk_a/b/c/d clock input ports are ignored.
ddc_counter(31:0)
32 bit general purpose counter interval
ddc_counter_width(7:0)
8 bit general purpose counter timeout width pulse
ssel_ddc_counter(2:0)
Sync source selection for the general purpose counter
self_test_constant(17:0)
18-bit self test constant value applied to all 4 rxin_a/b/c/d inputs when self_test_const_ena is set.
self_test_const_ena
Enables the self test constant value for rxin_a/b/c/d
13
RECEIVE DIGITAL SIGNAL PROCESSING



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com