| Electronic Components Datasheet Search |
|
DLPC900 Datasheet(PDF) 28 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DLPC900 Datasheet(HTML) 28 Page - Texas Instruments |
|
28 / 83 page ![]() PWRGOOD tt1 POSENSE 80% 50% 20% DC Power Supplies tt1 tw1(L) tt2 80% 50% 20% 80% 50% 20% 80% 50% 20% 28 DLPC900 DLPS037D – OCTOBER 2014 – REVISED MARCH 2019 www.ti.com Product Folder Links: DLPC900 Submit Documentation Feedback Copyright © 2014–2019, Texas Instruments Incorporated (1) As long as noise on this signal is below the hysteresis threshold. 6.7 Power-Up and Power-Down Timing Requirements All DMDs supported by the DLPC900 controller require Firmware Version 4.0.0 or later. Table 2. Power-Up and Power-Down Timing Requirements MIN MAX UNIT tw1(L) Pulse duration, inactive low, PWRGOOD 50% to 50% reference points (signal) 4 µs tw1(L) Pulse duration with 1.8 V on, inactive low, PWRGOOD 50% to 50% reference points (signal) 1000 ms Pulse duration with 1.8 V off, inactive low, PWRGOOD indefinite ms tt1 Transition time, PWRGOOD, tt1 = tƒ /tr 20% to 80% reference points (signal) 625 µs tw2(L) Pulse duration, inactive low, POSENSE 50% to 50% reference points (signal) 500 µs tw2(L) Pulse duration with 1.8 V on, inactive low, POSENSE 50% to 50% reference points (signal) 1000 ms Pulse duration with 1.8 V off, inactive low, POSENSE indefinite ms tt2 Transition time, POSENSE, tt2 = tƒ /tr 20% to 80% reference points (signal) 25 (1) µs tPH Power hold time, POSENSE remains active after PWGOOD is deasserted. 20% to 80% reference points (signal) 500 µs tePH Extended power hold time for revision "B" and later DMDs. 20 ms tEW Early warning time, PWRGOOD goes inactive low before any power supply voltage goes below its specification 500 µs tw1(L) + tw2(L) The sum of PWRGOOD and POSENSE inactive time with 1.8 V on 1050 ms The sum of PWRGOOD and POSENSE inactive time with 1.8 V off indefinite ms 6.7.1 Power-Up POSENSE and PWRGOOD are active high signals, that are generated by an external voltage monitor circuit. POSENSE should be driven active high when all the controller and DMD supply voltages have reached 90% of their specified minimum voltage. The DLPC900 is safe to exit its RESET state once PWRGOOD is driven high. PWRGOOD has no impact on operation for 60 ms after rising edge of POSENSE. Figure 2. Power Up Timing Diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |