©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test

equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.

Model 643H

Very Low Jitter HCSL Clock

DOC# 008-0582-0 Rev. C

Page 6 of 7

Mechanical Specifications

Package Drawing

Marking Information

Alternate Package

Recommended Pad Layout

Pin Assignments

Notes

Pin

Symbol

Function

1

EOH

Enable

2

N.C.

No Connect

3

GND

Circuit & Package Ground

4

Output

RF Output

5

N.C.

No Connect

6

Supply Voltage

Table I - Date Code

2001

2005

2009

2013

2017

A

B

C

D

E

F

G

H

J

K

L

M

2002

2006

2010

2014

2018

N

P

Q

R

S

T

U

V

W

X

Y

Z

2003

2007

2011

2015

2019

a

b

c

d

e

f

g

h

j

k

l

m

2004

2008

2012

2016

2020

n

p

q

r

s

t

u

v

w

x

y

z

NOV

DEC

YEAR

MAY

JUN

JUL

AUG

SEP

OCT

MONTH

JAN

FEB

MAR

APR

1. O – Output Type; H = HCSL.

2. ST – Frequency Stability/Temperature Code.

[Refer to Ordering Information]

3. V – Voltage Code; 3 = 3.3V, 2 = 2.5V.

4. D – Date Code. See Table I for codes.

5. xxxx – Frequency Code.

3-digits, frequencies below 100MHz

4-digits, frequencies 100MHz or greater

[See document 016-1454-0, Frequency Code Tables.]

1. JEDEC termination code (e4). Barrier-plating is

nickel [Ni] with gold [Au] flash plate.

2. Reflow conditions per JEDEC J-STD-020; +260°C

maximum, 20 seconds.

3. MSL = 1.

643OSTV

● Dxxxx