CS4384 datasheet(36/50 Pages) CIRRUS

36 / 50 page

DS620A1

CS4384

Function:

These bits select the interface format for the serial audio input. The DSD/PCM bit determines whether

PCM or DSD mode is selected.

The required relationship between the Left/Right clock, serial clock and serial data is defined by the Digital

Interface Format and the options are detailed in Figures 9-21.

5.3.2

Functional Mode (FM)

Default = 11

00 - Single-Speed Mode (4 to 50 kHz sample rates)

01 - Double-Speed Mode (50 to 100 kHz sample rates)

10 - Quad-Speed Mode (100 to 200 kHz sample rates)

11 - Auto Speed Mode detect (32 kHz to 200 kHz sample rates)

Function:

Selects the required range of input sample rates or Auto Speed Mode.

5.4

DSD Control (address 04h)

5.4.1

DSD Mode Digital Interface Format (DSD_DIF)

Default = 000 - Format 0 (64x oversampled DSD data with a 4x MCLK to DSD data rate)

Function:

The relationship between the oversampling ratio of the DSD audio data and the required Master clock to

DSD data rate is defined by the Digital Interface Format pins.

DIF3

DIF2

DIF1

DIF0

DESCRIPTION

Format

FIGURE

Left Justified, up to 24-bit data

I2S, up to 24-bit data

Right Justified, 16-bit data

Right Justified, 24-bit data

Right Justified, 20-bit data

Right Justified, 18-bit data

One-line Mode 1, 24-bit Data +SDIN4

One-line Mode 2, 20-bit Data +SDIN4

One-line Mode 3, 24-bit 6-channel

One-line Mode 4, 20-bit 6-channel

TDM

All other combinations are Reserved

Table 7. Digital Interface Formats - PCM Mode

765

DSD_DIF2

DSD_DIF1

DSD_DIF0

DIR_DSD

STATIC_DSD

INVALID_DSD

DSD_PM_MD

DSD_PM_EN

000

CS4384 Datasheet(PDF) 36 Page - Cirrus Logic

CS4384 Datasheet(HTML) 36 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL