Electronic Components Datasheet Search
  English  ▼

X  

CS5368 Datasheet(PDF) 9 Page - Cirrus Logic

Part # CS5368
Description  114 dB, 192 kHz, 8-Channel A/D Converter
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5368 Datasheet(HTML) 9 Page - Cirrus Logic

Back Button CS5368 Datasheet HTML 5Page - Cirrus Logic CS5368 Datasheet HTML 6Page - Cirrus Logic CS5368 Datasheet HTML 7Page - Cirrus Logic CS5368 Datasheet HTML 8Page - Cirrus Logic CS5368 Datasheet HTML 9Page - Cirrus Logic CS5368 Datasheet HTML 10Page - Cirrus Logic CS5368 Datasheet HTML 11Page - Cirrus Logic CS5368 Datasheet HTML 12Page - Cirrus Logic CS5368 Datasheet HTML 13Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 39 page
background image
DS624A1
11
CS5368
Stand-Alone Mode
CLKMODE
34
CLKMODE (Input) Setting this pin HIGH places a divide-by-1.5 circuit in the MCLK
path to the core device circuitry.
DIF1, DIF0
37, 38 DIF1, DIF0 (Input) - Inputs of the audio interface format.
M1, M0
39,40 Mode Selection (Input) - Determines the operational mode of the device.
MDIV
42
MCLK Divider (Input) Setting this pin HIGH places a divide-by-2 circuit in the MCLK
path to the core device circuitry.
Control Port Mode
CLKMODE
34
CLKMODE (Input) This pin is ignored in Control Port Mode and the same functionality
is obtained from the corresponding bit in the Global Control Register. Note: Should be
connected to GND.
AD1/CDIN
37
I²C Format, AD1 (Input) - Forms the device address input AD[1].
SPI Format, CDIN (Input) - Becomes the input data pin.
AD0/CS
38
I²C Format, ADO (Input) - Forms the device address input AD[0].
SPI Format, CS (Input) - Acts as the active low chip select input.
SCL/CCLK
39
I²C Format, SCL (Output) - Acts as the serial clock output from the CS5368.
SPI Format, CCLK (Output) - Acts as the serial clock output from the CS5368.
SDA/CDOUT
40
I²C Format SDA (Input/Output) - Acts as an input/output data pin.
SPI Format CDOUT (Output) - Acts as an output only data pin.
MDIV
42
MCLK Divider (Input) This pin is ignored in Control Port Mode and the same function-
ality is obtained from the corresponding bit in the Global Control Register.
Note: Should be connected to GND.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com