Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

CS61581 Datasheet(PDF) 7 Page - Cirrus Logic

Part # CS61581
Description  T1/E1 Universal Line Interface
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61581 Datasheet(HTML) 7 Page - Cirrus Logic

Back Button CS61581 Datasheet HTML 3Page - Cirrus Logic CS61581 Datasheet HTML 4Page - Cirrus Logic CS61581 Datasheet HTML 5Page - Cirrus Logic CS61581 Datasheet HTML 6Page - Cirrus Logic CS61581 Datasheet HTML 7Page - Cirrus Logic CS61581 Datasheet HTML 8Page - Cirrus Logic CS61581 Datasheet HTML 9Page - Cirrus Logic CS61581 Datasheet HTML 10Page - Cirrus Logic CS61581 Datasheet HTML 11Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 37 page
background image
CS61581
DS211PP8
7
T1 SWITCHING CHARACTERISTICS (TA = -40°C to 85°C; TV+, RV+ = 5.0 V ±5%;
GND = 0 V; Inputs: Logic 0 = 0 V, Logic 1 = RV+; See Figures 1, 2, & 3)
Notes: 19. MCLK provided by an external source or TCLK.
20. RCLK duty cycle will be 62.5% or 37.5% when jitter attenuator FIFO limits are reached.
21. At max load of 1.6 mA and 50 pF.
22. Host Mode (CLKE = 1).
23. Host Mode (CLKE = 0)
E1 SWITCHING CHARACTERISTICS (TA = -40°C to 85°C; TV+, RV+ = 5.0 V ±5%;
GND = 0 V; Inputs: Logic 0 = 0 V, Logic 1 = RV+; See Figures 1, 2, & 3)
Parameter
Symbol
Min
Typ
Max
Units
TCLK Frequency
ftclk
-1.544
-
MHz
MCLK Frequency
(Note 19)
fmclk
-1.544
-
MHz
RCLK Duty Cycle
(Notes 18, 20) tpwh1/tpw1
50
%
Rise Time, All Digital Outputs
(Note 21)
tr
--
85
ns
Fall Time, All Digital Outputs
(Note 21)
tf
--
85
ns
TPOS/TNEG to TCLK Falling Setup Time
tsu2
25
-
-
ns
TCLK Falling to TPOS/TNEG Hold Time
th2
25
-
-
ns
RPOS/RNEG Valid Before RCLK Falling
(Note 22)
tsu1
150
274
-
ns
RPOS/RNEG Valid Before RCLK Rising
(Note 23)
tsu1
150
274
-
ns
RPOS/RNEG Valid After RCLK Falling
(Note 22)
th1
150
274
-
ns
RPOS/RNEG Valid After RCLK Rising
(Note 23)
th1
150
274
-
ns
Parameter
Symbol
Min
Typ
Max
Units
TCLK Frequency
ftclk
-2.048
-
MHz
MCLK Frequency
(Note 19)
fmclk
-2.048
-
MHz
RCLK Duty Cycle
(Notes 18, 20) tpwh1/tpw1
50
%
Rise Time, All Digital Outputs
(Note 21)
tr
--
85
ns
Fall Time, All Digital Outputs
(Note 21)
tf
--
85
ns
TPOS/TNEG to TCLK Falling Setup Time
tsu2
25
-
-
ns
TCLK Falling to TPOS/TNEG Hold Time
th2
25
-
-
ns
RPOS/RNEG Valid Before RCLK Falling
(Note 22)
tsu1
100
194
-
ns
RPOS/RNEG Valid Before RCLK Rising
(Note 23)
tsu1
100
194
-
ns
RPOS/RNEG Valid After RCLK Falling
(Note 22)
th1
100
194
-
ns
RPOS/RNEG Valid After RCLK Rising
(Note 23)
th1
100
194
-
ns
CS61581
DS211F1
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com