Electronic Components Datasheet Search
  English  ▼

X  

SC33690DS Datasheet(PDF) 11 Page - NXP Semiconductors

Part # SC33690DS
Description  MC33690 Standalone Tag Reader Circuit
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SC33690DS Datasheet(HTML) 11 Page - NXP Semiconductors

Back Button SC33690DS Datasheet HTML 7Page - NXP Semiconductors SC33690DS Datasheet HTML 8Page - NXP Semiconductors SC33690DS Datasheet HTML 9Page - NXP Semiconductors SC33690DS Datasheet HTML 10Page - NXP Semiconductors SC33690DS Datasheet HTML 11Page - NXP Semiconductors SC33690DS Datasheet HTML 12Page - NXP Semiconductors SC33690DS Datasheet HTML 13Page - NXP Semiconductors SC33690DS Datasheet HTML 14Page - NXP Semiconductors SC33690DS Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 26 page
background image
Standalone Configuration with One-Wire Bus
MC33690 Standalone Tag Reader Circuit, Rev. 5
Freescale Semiconductor
11
Figure 6. Mode Access Description in One-Wire Bus Configuration
Figure 7. Configuration A State Diagram
7.1
Timing Definitions for a 8 MHz Crystal
The timing definitions for a 8 MHz crystal are:
•Tref is crystal oscillator period (125 ns typ.)
•T0=8064.Tref = 1.008ms typ.
•T0’=7932.Tref = 0.992ms typ.
•T1=16256.Tref = 2.032ms typ.
•T1’=16128.Tref = 2.016ms typ.
•T2=4096.Tref, = 512µs typ.
T0 is the minimum time required to guarantee the device toggles from read to write (or from write to read). However, the STARC
may toggle from read to write (or from write to read) between T0 and T0’.
T1 is the minimum time required to guarantee the device toggles from write to standby. However, the STARC may toggle in
standby between T1 and T1’.
K line
T0 £ t < T0’+T1’
1
0
0
0
1
1
read mode
write mode
K line
t ŠT0
read mode
write mode
K line
t Š T1
standby mode
write mode
Read to write mode:
Write to read mode:
Write to standby mode:
Standby mode to read mode:
standby mode
read mode
wake-up sequence
K line
acknowledge
T2
T2
Read
write
TD1/2
Write
TD1/2 off
Standby
T0 £ K line low
K line high < T0’
T1 £ K line low
T0 £ K line high
Wake-up
K line low
Reset
K
switching



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com