845GE datasheet(39/176 Pages) INTEL

39 / 176 page

Intel® 82845GE/82845PE Datasheet

This chapter describes the platform device PCI configuration structure and register accesses

mechanisms. The chapter also provides a detailed description of the (G)MCH PCI configuration

registers including bit/field descriptions. The (G)MCH contain two sets of software accessible

registers, accessed via the host processor I/O address space:

• Control registers I/O mapped into the processor I/O space, which control access to PCI and

AGP configuration space (see section entitled I/O Mapped Registers)

• Internal configuration registers residing within the 82845GE GMCH are partitioned into three

logical device register sets (“logical” since they reside within a single physical device). For the

82845PE MCH, there are two logical device register sets. For these two components, one

device register set is dedicated to Host-Hub Interface Bridge functionality (controls PCI Bus 0

including DRAM configuration, other chipset operating parameters, and optional features).

Another device register set is dedicated to Host-AGP/PCI_B Bridge functions (controls AGP/

PCI_B interface configurations and operating parameters). A third device register set, which is

for the 82845GE only, is dedicated to the Integrated Graphics Device (IGD).

Note: This configuration scheme is necessary to accommodate the existing and future software

configuration model supported by Microsoft where the Host Bridge functionality will be supported

and controlled via dedicated and specific driver and “virtual” PCI-to-PCI bridge functionality will

be supported via standard PCI bus enumeration configuration software. The term “virtual” is used

to designate that no real physical embodiment of the PCI-to-PCI bridge functionality exists within

the (G)MCH, but that (G)MCH’s internal configuration register sets are organized in this particular

manner to create that impression to the standard configuration software.

The (G)MCH support PCI configuration space accesses using the mechanism denoted as

Configuration Mechanism #1 in the PCI Local Bus Specification, Revision 2.1. The (G)MCH

internal registers (both I/O Mapped and Configuration registers) are accessible by the Host

processor. The registers can be accessed as Byte, Word (16-bit), or DWord (32-bit) quantities, with

the exception of CONFIG_ADDRESS which can only be accessed as a DWord. All multi-byte

numeric fields use “little-endian” ordering (i.e., lower addresses contain the least significant parts

of the field).

3.1

Term

Description

Read Only.

In some cases, If a register is read only, writes to this register location have no effect.

Write Only.

In some cases, If a register is write only, reads to this register location have no

effect.

R/W

Read/Write.

A register with this attribute can be read and written.

R/WC

Read/Write Clear.

A register bit with this attribute can be read and written. However, a write of 1

845GE Datasheet(PDF) 39 Page - Intel Corporation

845GE Datasheet(HTML) 39 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL