Electronic Components Datasheet Search
  English  ▼

X  

VSC7440 Datasheet(PDF) 407 Page - Microsemi Corporation

Part # VSC7440
Description  L2/L3 Enterprise Gigabit Ethernet Switch with 10 Gbps Links
PDF  444 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VSC7440 Datasheet(HTML) 407 Page - Microsemi Corporation

Back Button VSC7440 Datasheet HTML 403Page - Microsemi Corporation VSC7440 Datasheet HTML 404Page - Microsemi Corporation VSC7440 Datasheet HTML 405Page - Microsemi Corporation VSC7440 Datasheet HTML 406Page - Microsemi Corporation VSC7440 Datasheet HTML 407Page - Microsemi Corporation VSC7440 Datasheet HTML 408Page - Microsemi Corporation VSC7440 Datasheet HTML 409Page - Microsemi Corporation VSC7440 Datasheet HTML 410Page - Microsemi Corporation VSC7440 Datasheet HTML 411Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 407 / 444 page
background image
Electrical Specifications
VMDS-10492 VSC7440 Datasheet Revision 4.2
390
6.2.8
Serial Interface (SI) Boot Master Mode
The following table lists the timing specifications for SI boot master mode.
6.2.9
Serial Interface (SI) Master Mode
All serial interface (SI) timing requirements for master mode are specified relative to the input low and
input high threshold levels. The following illustration shows the timing parameters and measurement
points.
Figure 137 •
SI Timing Diagram for Master Mode
All SI signals comply with the specifications shown in the following table. The SI input timing
requirements are requested at the pins of the device.
Table 309 •
SI Boot Timing Specifications for Master Mode
Parameter
Symbol Minimum Maximum
Unit Condition
Clock frequency
ƒ
251
1.
Frequency is programmable. The startup frequency is 8.1 MHz.
MHz
Clock cycle time
tC
40
ns
Clock time high
tW(CH)
16
ns
Clock time low
tW(CL)
16
ns
Clock rise time and fall time
tR, tF
10
ns
Between VIL(MAX) and
VIH(MIN). CL=30 pF.
SI_DO setup time to clock
tSU(DO)
10
ns
SI_DO hold time from clock
tH(DO)
10
ns
Enable active before first clock tLEAD
10
ns
Enable inactive after clock
tLAG
5ns
SI_DI setup time to clock
tSU(DI)
22
ns
SI_DI hold time from clock
tH(DI)
–2
ns
Table 310 •
SI Timing Specifications for Master Mode
Parameter
Symbol Minimum Maximum
Unit Condition
Clock frequency
ƒ
251
MHz
Clock cycle time
tC
40
ns
Clock time high
tW(CH)
16
ns
Clock time low
tW(CL)
16
ns
SI_nCS0
(output)
tLEAD
tC
tW(CH)
tSU(DO)
tH(DO)
tSU(DI)
tH(DI)
tLAG
tW(CL)
SI_CLK
(output)
SI_DO
(output)
SI_DI
(input)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com