 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LMK04832W/EM Datasheet(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LMK04832W/EM Datasheet(HTML) 13 Page - Texas Instruments |
|
|
13 / 99 page  VDD, VDD_A = 3.3 V ± 5 %, –55 °C ≤TA ≤ 125 °C. Typical values are at VDD = VDD_A = 3.3 V, 25 °C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VOL Output Low Voltage 0.4 V Digital Inputs VIH High-level input voltage 1.2 V VIL Low-level input voltage 0.5 V IIH High-level input current CLKinX_SEL,RESET/ GPO,SYNC,SCK,SDIO, CS* 10 80 uA SYNC VIH = VCC 25 IIL Low-level input current CLKinX_SEL,RESET/ GPO,SYNC,SCK,SDIO, CS* –5 5 uA IIL Low-level input current SYNC VIL = 0 V –5 5 6.6 Timing Requirements VDD, VDD_A = 3.3 V ± 5 %, –55 °C ≤TA ≤ 125 °C. Typical values are at VDD = VDD_A = 3.3 V, 25 °C (unless otherwise noted) MIN NOM MAX UNIT Timing Requirements tdS SYNC/SysRef Pin Setup Time 11 ns tdH Sync/SysRef Hold Time 11 ns tdS Setup time for SDI edge to SCLK rising edg 40 ns tdH Hold time for SDI edge to SCLK rising edge 20 ns tSCLK Period of SCLK 400 ns tHIGH High width of SCK 120 ns tLOW Low width of SCK 120 ns tCS Setup time for CS* falling edge to SCLK rising edge 40 ns tCH Hold time for CS* rising edge from SCLK rising edge 40 ns tDV SCLK falling edge to valid read back data 120 ns 6.7 Timing Diagram Register programming information on the SDIO pin is clocked into a shift register on each rising edge of the SCK signal. On the rising edge of the CS* signal, the register is sent from the shift register to the register addressed. A slew rate of at least 30 V/µs is recommended for these signals. After programming is complete the CS* signal should be returned to a high state. If the SCK or SDIO lines are toggled while the VCO is in lock, as is sometimes the case when these lines are shared with other parts, the phase noise may be degraded during this programming. 4-wire mode read back has same timing as SDIO pin. R/W bit = 0 is for SPI write. R/W bit = 1 is for SPI read. www.ti.com LMK04832-SP SNAS698A – MARCH 2017 – REVISED AUGUST 2020 Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 13 Product Folder Links: LMK04832-SP |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
