Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LMK04832W/EM Datasheet(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
Part # LMK04832W/EM
Description  LMK04832-SP Space Grade Ultra-Low-Noise JESD204B Dual-Loop Clock Jitter Cleaner
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

LMK04832W/EM Datasheet(HTML) 21 Page - Texas Instruments

Back Button LMK04832W/EM Datasheet HTML 17Page - Texas Instruments LMK04832W/EM Datasheet HTML 18Page - Texas Instruments LMK04832W/EM Datasheet HTML 19Page - Texas Instruments LMK04832W/EM Datasheet HTML 20Page - Texas Instruments LMK04832W/EM Datasheet HTML 21Page - Texas Instruments LMK04832W/EM Datasheet HTML 22Page - Texas Instruments LMK04832W/EM Datasheet HTML 23Page - Texas Instruments LMK04832W/EM Datasheet HTML 24Page - Texas Instruments LMK04832W/EM Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 99 page
background image
8.2 Functional Block Diagram
Figure 8-1 illustrates the high level LMK04832-SP block diagram.
CPout1
Internal Dual
Core VCO
Partially
Integrated
Loop Filter
PLL2
_REF
_2X_EN
OSCin
OSCin*
FB_
MUX
2X
Control
Registers
Status_LD2
Device
Control
Holdover
CLKin0
CLKin0*
CLKout6
CLKout8
SYSREF Div
CLKin0 R
Divider
(1 to 16,383)
N1 Divider
(1 to 16,383)
R2 Divider
(1 to 4,095)
Phase
Detector
PLL1
Phase
Detector
PLL2
N2 Divider
(1 to 262,143)
Clock Distribution Path
N2 Prescaler
(2 to 8)
OSCout/
CLKin2
OSCout*/
CLKin2*
CLKin1/Fin1/
FBCLKin
CLKin1*/Fin1*/
FBCLKin*
PLL1
_NCLK
_MUX
PLL2
_NCLK
_MUX
SYNC
Status_LD1
RESET/GPO
CLKin_SEL0
CLKin_SEL1
Fin1
SCLK
SDIO
CS*
SPI
CLKin
MUX
Fin1
CLKin2 R
Divider
(1 to 16,383)
SYNC
SPI
Selectable
CLKin1 R
Divider
(1 to 16,383)
CLKin0
_OUT
_MUX
CLKin0
CLKin0
FB Mux
VCO_
MUX
/2
Fin0
Fin0*
CLKin1
_OUT
_MUX
Divider
(8 to 8191)
Pulser
CLKout6*
CLKout6
CLKout7*
CLKout7
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKout12*
CLKout12
CLKout13*
CLKout13
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKout8*
CLKout8
CLKout9*
CLKout9
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKout10*
CLKout10
CLKout11*
CLKout11
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKout0*
CLKout0
CLKout1*
CLKout1
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKout2*
CLKout2
CLKout3*
CLKout3
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
CLKout4*
CLKout4
CLKout5*
CLKout5
Div (1 to 1023)
Dig. Delay
A. Delay
Dig. Delay
D
SYSREF/SYNC
Distribution Path
SYSREF/SYNC Control
Copyright © 2020, Texas Instruments Incorporated
Figure 8-1. High Level LMK04832-SP Block Diagram
www.ti.com
LMK04832-SP
SNAS698A – MARCH 2017 – REVISED AUGUST 2020
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: LMK04832-SP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com