Electronic Components Datasheet Search
  English  ▼

X  

IIS3DHHC Datasheet(PDF) 11 Page - STMicroelectronics

Part # IIS3DHHC
Description  High-resolution, high-stability 3-axis digital accelerometer
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

IIS3DHHC Datasheet(HTML) 11 Page - STMicroelectronics

Back Button IIS3DHHC Datasheet HTML 7Page - STMicroelectronics IIS3DHHC Datasheet HTML 8Page - STMicroelectronics IIS3DHHC Datasheet HTML 9Page - STMicroelectronics IIS3DHHC Datasheet HTML 10Page - STMicroelectronics IIS3DHHC Datasheet HTML 11Page - STMicroelectronics IIS3DHHC Datasheet HTML 12Page - STMicroelectronics IIS3DHHC Datasheet HTML 13Page - STMicroelectronics IIS3DHHC Datasheet HTML 14Page - STMicroelectronics IIS3DHHC Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 30 page
background image
5
FIFO
The IIS3DHHC embeds 32 slots of 16-bit data FIFO for each of the accelerometer’s three output channels, X, Y
and Z. This allows consistent power saving for the system since the host processor does not need to continuously
poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO.
This buffer can work accordingly to five different modes: Bypass mode, FIFO mode, Continuous mode,
Continuous-to-FIFO mode and Bypass-to-Continuous mode. Each mode is selected by the FMODE [2:0] bits in
the FIFO_CTRL (2Eh) register. Programmable FIFO threshold status, FIFO overrun events and the number of
unread samples stored are available in the FIFO_SRC (2Fh) register and can be set to generate dedicated
interrupts on the INT1 and INT2 pins using the INT1_CTRL (21h) and INT2_CTRL (22h) registers.
FIFO_SRC (2Fh)(FTH) goes to '1' when the number of unread samples (FIFO_SRC (2Fh) (FSS5:0)) is greater
than or equal to FTH [4:0] in FIFO_CTRL (2Eh). If FIFO_CTRL (2Eh) (FTH[4:0]) is equal to 0, FIFO_SRC (2Fh)
(FTH) goes to ‘0’.
FIFO_SRC (2Fh)(OVRN) is equal to '1' if a FIFO slot is overwritten.
FIFO_SRC (2Fh)(FSS [5:0]) contains stored data levels of unread samples. When FSS [5:0] is equal to ‘000000’,
FIFO is empty. When FSS [5:0] is equal to ‘100000’, FIFO is full and the unread samples are 32.
The FIFO feature is enabled by writing '1' in CTRL_REG4 (23h) (FIFO_EN).
To guarantee the correct acquisition of data during the switching into and out of FIFO mode, the first sample
acquired must be discarded.
5.1
Bypass mode
In Bypass mode (FIFO_CTRL (2Eh)(FMODE [2:0]= 000), the FIFO is not operational, no data is collected in FIFO
memory, and it remains empty with the only actual sample available in the output registers.
Bypass mode is also used to reset the FIFO when in FIFO mode.
As described in Figure 9. Bypass mode, for each channel only the first address is used. When new data is
available the old data is overwritten.
Figure 9. Bypass mode
x0
y
z0
y0
x1
y1
z1
x2
y2
z2
x31
y31
z31
xi,yi,zi
empty
IIS3DHHC
FIFO
DS12292 - Rev 3
page 11/30



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com