ADSP-21486KSWZ-2AB datasheet(48/71 Pages) AD

48 / 71 page

Rev. H

Page 48 of 71

February 2020

ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

S/PDIF Receiver

The following section describes timing as it relates to the

S/PDIF receiver.

Internal Digital PLL Mode

In the internal digital phase-locked loop mode the internal PLL

(digital PLL) generates the 512 × FS clock.

Table 48. S/PDIF Receiver Internal Digital PLL Mode Timing

Parameter

Min

Max

Unit

Switching Characteristics

tDFSI

Frame Sync Delay After Serial Clock

tHOFSI

Frame Sync Hold After Serial Clock

–2

tDDTI

Transmit Data Delay After Serial Clock

tHDTI

Transmit Data Hold After Serial Clock

–2

tSCLKIW

Transmit Serial Clock Width

8 × tPCLK – 2

1 SCLK frequency is 64 × FS where FS = the frequency of frame sync.

Figure 33. S/PDIF Receiver Internal Digital PLL Mode Timing

DAI_P20–1

(SCLK)

SAMPLE EDGE

DAI_P20–1

(FS)

DAI_P20–1

(DATA CHANNEL

A/B)

DRIVE EDGE

tSCLKIW

tDFSI

tHOFSI

tDDTI

tHDTI

ADSP-21486KSWZ-2AB Datasheet(PDF) 48 Page - Analog Devices

ADSP-21486KSWZ-2AB Datasheet(HTML) 48 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL