Electronic Components Datasheet Search
  English  ▼

X  

LTC6930 Datasheet(PDF) 17 Page - Analog Devices

Part # LTC6930
Description  Voltage-Controlled Pulse Width Modulator (PWM)
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC6930 Datasheet(HTML) 17 Page - Analog Devices

Back Button LTC6930 Datasheet HTML 13Page - Analog Devices LTC6930 Datasheet HTML 14Page - Analog Devices LTC6930 Datasheet HTML 15Page - Analog Devices LTC6930 Datasheet HTML 16Page - Analog Devices LTC6930 Datasheet HTML 17Page - Analog Devices LTC6930 Datasheet HTML 18Page - Analog Devices LTC6930 Datasheet HTML 19Page - Analog Devices LTC6930 Datasheet HTML 20Page - Analog Devices LTC6930 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 34 page
background image
LTC6992-1/LTC6992-2/
LTC6992-3/LTC6992-4
17
Rev. D
For more information www.analog.com
Pulse Width (Duty Cycle) Modulation
The MOD pin is a high impedance analog input providing
direct control of the output duty cycle. The duty cycle is
proportional to the voltage applied to the MOD pin, VMOD.
Duty Cycle = D =
VMOD
0.8 • VSET
−
1
8
The PWM duty cycle accuracy ∆D specifies that the above
equation is valid to within ±4.5% for VMOD between 0.2 •
VSET and 0.8 • VSET (12.5% to 87.5% duty cycle).
Since VSET = 1V ±30mV, the duty cycle equation may be
approximated by the following equation.
Duty Cycle = D ≅
VMOD −100mV
800mV
The VMOD control range is approximately 0.1V to 0.9V.
Driving VMOD beyond that range (towards GND or V+) will
have no further affect on the duty cycle.
Duty Cycle Limits
The only difference between the four versions of the
LTC6992 is the limits, or clamps, placed on the output
duty cycle. The LTC6992-1 generates output duty cycles
ranging from 0% to 100%. At 0% or 100% the output
will stop oscillating and rest at GND or V+, respectively.
The LTC6992-2 will never stop oscillating, regardless of
the VMOD level. Internal clamping circuits limit its duty
cycle to a 5% to 95% range (1% to 99% guaranteed).
Therefore, its VMOD control range is 0.14 • VSET to 0.86 •
VSET (approximately 0.14V to 0.86V).
The LTC6992-3 and LTC6992-4 complete the family by
providing one-sided clamping. The LTC6992-3 allows 0%
to 95% duty cycle, and the LTC6992-4 allows 5% to 100%
duty cycle.
Output Polarity (POL Bit)
The duty cycle equation describes a proportional transfer
function, where duty cycle increases as VMOD increases.
The LTC6992 includes a POL bit (determined by the
DIVCODE as described earlier) that inverts the output
signal. This makes the duty cycle gain negative, reducing
duty cycle as VMOD increases.
OPERATION
Figure 3. POL Bit Functionality
6992 F03
OUT
POL = 1
tOUT
D•tOUT
OUT
POL = 0
tOUT
D•tOUT
D
=
VMOD
0.8 • VSET
−
1
8
D
= 1−
VMOD
0.8 • VSET
−
1
8





Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com