Electronic Components Datasheet Search
  English  ▼

X  

RA6M2 Datasheet(PDF) 60 Page - Renesas Technology Corp

Part # RA6M2
Description  Armv7E-M architecture with DSP instruction set
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA6M2 Datasheet(HTML) 60 Page - Renesas Technology Corp

Back Button RA6M2 Datasheet HTML 56Page - Renesas Technology Corp RA6M2 Datasheet HTML 57Page - Renesas Technology Corp RA6M2 Datasheet HTML 58Page - Renesas Technology Corp RA6M2 Datasheet HTML 59Page - Renesas Technology Corp RA6M2 Datasheet HTML 60Page - Renesas Technology Corp RA6M2 Datasheet HTML 61Page - Renesas Technology Corp RA6M2 Datasheet HTML 62Page - Renesas Technology Corp RA6M2 Datasheet HTML 63Page - Renesas Technology Corp RA6M2 Datasheet HTML 64Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 100 page
background image
R01DS0357EJ0100 Rev.1.00
Page 60 of 100
Oct 8, 2019
RA6M2 Group
2. Electrical Characteristics
2.3.11
SPI Timing
Note 1.
tPcyc: PCLKA cycle.
Table 2.25
SPI timing
Conditions:
For RSPCKA and RSPCKB pins, high drive output is selected with the Port Drive Capability bit in the PmnPFS register.
For other pins, middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.
Parameter
Symbol
Min
Max
Unit*1
Test conditions*2
SPI
RSPCK clock cycle
Master
tSPcyc
2 (PCLKA
60 MHz)
4 (PCLKA > 60 MHz)
4096
tPcyc
Figure 2.48
C = 30 pF
Slave
4
4096
RSPCK clock high
pulse width
Master
tSPCKWH (tSPcyc - tSPCKr -
tSPCKf) / 2 - 3
-ns
Slave
2 × tPcyc
-
RSPCK clock low pulse
width
Master
tSPCKWL (tSPcyc - tSPCKr -
tSPCKf) / 2 - 3
-ns
Slave
2 × tPcyc
-
RSPCK clock rise and
fall time
Master
tSPCKr,
tSPCKf
-5
ns
Slave
-
1
µs
Data input setup time
Master
tSU
4-
ns
Figure 2.49 to
Figure 2.54
C = 30 pF
Slave
5
-
Data input hold time
Master
(PCLKA division ratio
set to 1/2)
tHF
0-
ns
Master
(PCLKA division ratio
set to a value other
than 1/2)
tH
tPcyc
-
Slave
tH
20
-
SSL setup time
Master
tLEAD
N × tSPcyc - 10*3
N ×
tSPcyc +
100*3
ns
Slave
6 x tPcyc
-ns
SSL hold time
Master
tLAG
N × tSPcyc - 10 *4
N ×
tSPcyc +
100*4
ns
Slave
6 x tPcyc
-ns
Data output delay
Master
tOD
-6.3
ns
Slave
-
20
Data output hold time
Master
tOH
0-
ns
Slave
0
-
Successive
transmission delay
Master
tTD
tSPcyc + 2 × tPcyc
8 ×
tSPcyc +
2 × tPcyc
ns
Slave
6 × tPcyc
MOSI and MISO rise
and fall time
Output
tDr, tDf
-5
ns
Input
-
1
μs
SSL rise and fall time
Output
tSSLr,
tSSLf
-5
ns
Input
-
1
μs
Slave access time
tSA
-2 x tPcyc
+ 28
ns
Figure 2.53 and
Figure 2.54
C = 30PF
Slave output release time
tREL
-2 x tPcyc
+ 28



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com