| Electronic Components Datasheet Search |
|
TMP139AIYAHR Datasheet(PDF) 26 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMP139AIYAHR Datasheet(HTML) 26 Page - Texas Instruments |
|
26 / 58 page ![]() 0x81 T 0x00 Sr or P T S or Sr 1 1 1 1 1 1 0 DISINT ACK/NACK R/W=0 PEC T PEC T Sr 0 SA 1 0 HID2 HID1 HID0 ACK/NACK R/W=0 Figure 7-32. DISEC CCC Direct with PEC Enabled Note TMP139 NACKs the DISEC CCC if the previous transaction has a parity or PEC error and the host starts the transaction with a Repeated Start. 7.4.6.3 RSTDAA CCC When the RSTDAA CCC is issued by the host controller to the TMP139, it shall switch from I3C basic mode to I2C mode. The CCC takes effect after a Stop has been issued by the host controller. Once the RSTDAA is received, the TMP139 shall perform the following actions: • Update the MR18 register bit INF_SEL as 1'b0 for I2C mode of operation. • Update the MR18 register bit PEC_EN as 1'b0 to disable PEC, if it was previously enabled. • Update the MR18 register bit PAR_DIS as 1'b0 to enable parity check, if it was previously disabled. • Update the MR27 register bit IBI_ERROR_EN as 1'b0 to disable IBI, if it was previously enabled. The command is always issues as a broadcast command as shown in Figure 7-33. 0x06 T Sr or P S or Sr 1 1 1 1 1 1 0 ACK/NACK R/W=0 Figure 7-33. RSTDAA CCC Broadcast The command may also be issued with PEC enabled, as shown in Figure 7-34. In such a case, the host controller shall append the PEC byte calculated on all bytes except the byte with 7'h7E and R/W=0 after the Start or Repeated Start. 0x06 T Sr or P S or Sr 1 1 1 1 1 1 0 ACK/NACK R/W=0 PEC T Figure 7-34. RSTDAA CCC Broadcast with PEC Note TMP139 NACKs the RSTDAA CCC if the previous transaction has a parity or PEC error and the host starts the transaction with a Repeated Start. 7.4.6.4 SETAASA CCC When the SETAASA CCC is issued by the host controller to the TMP139, it shall switch from I2C mode to I3C basic mode. The CCC takes effect after a Stop has been issued by the host controller. Once the SETAASA is received, the TMP139 shall set the MR18 register bit INF_SEL as 1'b1 for I3C basic mode of operation. The CCC is always issues as a broadcast command, as shown in Figure 7-35, with no PEC bytes since it is applicable only during I2C mode. TMP139 SNIS217 – DECEMBER 2020 www.ti.com 26 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TMP139 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |