Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TMP139AIYAHR Datasheet(PDF) 25 Page - Texas Instruments

Click here to check the latest version.
Part # TMP139AIYAHR
Description  TMP139 0.5 째C Accuracy, JEDEC DDR5 Grade B, Digital Temperature Sensor With I2C and I3C Interface
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMP139AIYAHR Datasheet(HTML) 25 Page - Texas Instruments

Back Button TMP139AIYAHR Datasheet HTML 21Page - Texas Instruments TMP139AIYAHR Datasheet HTML 22Page - Texas Instruments TMP139AIYAHR Datasheet HTML 23Page - Texas Instruments TMP139AIYAHR Datasheet HTML 24Page - Texas Instruments TMP139AIYAHR Datasheet HTML 25Page - Texas Instruments TMP139AIYAHR Datasheet HTML 26Page - Texas Instruments TMP139AIYAHR Datasheet HTML 27Page - Texas Instruments TMP139AIYAHR Datasheet HTML 28Page - Texas Instruments TMP139AIYAHR Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 58 page
background image
0x80
T
0x00
Sr or P
T
S or Sr
1
1
1
1
1
1
0
ENINT
ACK/NACK
R/W=0
PEC
T
PEC
T
Sr
0
SA
1
0
HID2
HID1
HID0
ACK/NACK
R/W=0
Figure 7-28. ENEC CCC Direct with PEC Enabled
Note
TMP139 NACKs the ENEC CCC if the previous transaction has a parity or PEC error and the host
starts the transaction with a Repeated Start.
7.4.6.2 DISEC CCC
The DISEC CCC is issued by the host controller to disable the event interrupt generation. The CCC takes effect
after a Stop has been issued by the host controller. Once the DISEC is received, the TMP139 shall the update
MR27 register bit IBI_ERROR_EN to 1'b0.
Note
It is illegal for the host controller to send the DISINT bit as 0.
The command may be issued either as a broadcast command or as a direct command to a specific device as
shown in Figure 7-29 and Figure 7-30.
0x01
T
0x00
Sr or P
T
S or Sr
1
1
1
1
1
1
0
DISINT
ACK/NACK
R/W=0
Figure 7-29. DISEC CCC Broadcast
0x81
T
0x00
Sr or P
T
S or Sr
1
1
1
1
1
1
0
DISINT
ACK/NACK
R/W=0
Sr
0
SA
1
0
HID2
HID1
HID0
ACK/NACK
R/W=0
Figure 7-30. DISEC CCC Direct
The command may be issued either as a broadcast or as a direct command, as shown in Figure 7-31 and Figure
7-32, with PEC Enabled. In such a case the host controller shall append the PEC byte calculated on all bytes
except the byte with 7'h7E and R/W=0 after the Start or Repeated Start.
0x01
T
0x00
Sr or P
T
S or Sr
1
1
1
1
1
1
0
DISINT
ACK/NACK
R/W=0
PEC
T
Figure 7-31. DISEC CCC Broadcast with PEC Enabled
www.ti.com
TMP139
SNIS217 – DECEMBER 2020
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
25
Product Folder Links: TMP139



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com