Electronic Components Datasheet Search
  English  ▼

X  

ADC3563 Datasheet(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
Part # ADC3563
Description  ADC356x 16-Bit, 0.5-MSPS to 65-MSPS, Low-Noise, Low Power ADC
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADC3563 Datasheet(HTML) 13 Page - Texas Instruments

Back Button ADC3563 Datasheet HTML 9Page - Texas Instruments ADC3563 Datasheet HTML 10Page - Texas Instruments ADC3563 Datasheet HTML 11Page - Texas Instruments ADC3563 Datasheet HTML 12Page - Texas Instruments ADC3563 Datasheet HTML 13Page - Texas Instruments ADC3563 Datasheet HTML 14Page - Texas Instruments ADC3563 Datasheet HTML 15Page - Texas Instruments ADC3563 Datasheet HTML 16Page - Texas Instruments ADC3563 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 75 page
background image
6.8 Timing Requirements (continued)
Typical values are over the operating free-air temperature range, at TA = 25°C, full temperature range is TMIN = –40°C to
TMAX = 105°C, ADC sampling rate = 65 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, external 1.6 V reference, and
–1-dBFS differential input, unless otherwise noted
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
tCD
DCLK rising edge to output data delay,
2-wire SLVDS
Fout = 10 MSPS, DA/B0,1 = 80 MBPS
0.0
0.1
ns
Fout = 25 MSPS, DA/B0,1 = 200 MBPS
0.0
0.1
Fout = 65 MSPS, DA/B0,1 = 520 MBPS
0.0
0.1
DCLK rising edge to output data delay,
1-wire SLVDS
Fout = 10 MSPS, DA/B0 = 160 MBPS
0.0
0.1
Fout = 25 MSPS, DA/B0 = 400 MBPS
0.0
0.1
Fout = 62.5 MSPS, DA/B0= 1000 MBPS
-0.6
0.1
DCLK rising edge to output data delay,
1/2-wire SLVDS
Fout = 5 MSPS, DA0 = 160 MBPS
0.0
0.1
Fout = 10 MSPS, DA0 = 320 MBPS
0.0
0.1
Fout = 25 MSPS, DA0 = 800 MBPS
0.0
0.1
tDV
Data valid, 2-wire SLVDS
Fout = 10 MSPS, DA/B0,1 = 80 MBPS
11.9
12.1
ns
Fout = 25 MSPS, DA/B0,1 = 200 MBPS
4.5
4.6
Fout = 65 MSPS, DA/B0,1 = 520 MBPS
1.4
1.5
Data valid, 1-wire SLVDS
Fout = 10 MSPS, DA/B0 = 160 MBPS
5.7
5.8
Fout = 25 MSPS, DA/B0 = 400 MBPS
2.0
2.1
Fout = 62.5 MSPS, DA/B0= 1000 MBPS
0.5
0.6
Data valid, 1/2-wire SLVDS
Fout = 5 MSPS, DA0 = 160 MBPS
5.7
5.8
Fout = 10 MSPS, DA0 = 320 MBPS
2.7
2.8
Fout = 25 MSPS, DA0 = 800 MBPS
0.8
0.9
SERIAL PROGRAMMING INTERFACE (SCLK, SEN, SDIO) - Input
fCLK(SCLK) Serial clock frequency
20
MHz
tSU(SEN)
SEN to rising edge of SCLK
10
ns
tH(SEN)
SEN from rising edge of SCLK
9
ns
tSU(SDIO)
SDIO to rising edge of SCLK
17
ns
tH(SDIO)
SDIO from rising edge of SCLK
9
ns
SERIAL PROGRAMMING INTERFACE (SDIO) - Output
t(OZD)
SDIO tri-state to driven
3.9
10.8
ns
t(ODZ)
SDIO data to tri-state
3.4
14
ns
t(OD)
SDIO valid from falling edge of SCLK
3.9
10.8
ns
www.ti.com
ADC3563
SBAS990 – FEBRUARY 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
13
Product Folder Links: ADC3563



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com