Electronic Components Datasheet Search
  English  ▼

X  

MCP6C04 Datasheet(PDF) 14 Page - Microchip Technology

Part # MCP6C04
Description  Zero-Drift, 52V High-Side Current Sense Amplifier
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP6C04 Datasheet(HTML) 14 Page - Microchip Technology

Back Button MCP6C04 Datasheet HTML 10Page - Microchip Technology MCP6C04 Datasheet HTML 11Page - Microchip Technology MCP6C04 Datasheet HTML 12Page - Microchip Technology MCP6C04 Datasheet HTML 13Page - Microchip Technology MCP6C04 Datasheet HTML 14Page - Microchip Technology MCP6C04 Datasheet HTML 15Page - Microchip Technology MCP6C04 Datasheet HTML 16Page - Microchip Technology MCP6C04 Datasheet HTML 17Page - Microchip Technology MCP6C04 Datasheet HTML 18Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 54 page
background image
MCP6C04
DS20006179A-page 14
 2019 Microchip Technology Inc.
The impedance at VREF (shown here as RWR) needs to
have a magnitude less than 1Ω, for gain accuracy in the
signal bandwidth. The magnitude needs to be < 50Ω,
when f < 1 MHz, to maintain good stability.
1.6
Explanation of DC Error
Specifications
1.6.1
LINEAR RESPONSE MODEL
When the inputs and the output are in their normal
ranges, and the nonlinear errors are negligible, the out-
put voltage (VOUT) is:
EQUATION 1-3:
VDM is the input voltage. VE is the sum of input offset
errors (due to VOS, PSRR, CMRR, CMRR2, TC1, TC2,
etc.). gE is the Gain Error (GDM is the nominal gain).
1.6.2
INPUT OFFSET RELATED ERRORS
When VDM = 0V, the linear response model for VOUT
becomes:
EQUATION 1-4:
The input offset error (VE) is extracted from input offset
measurements
(see
Section 1.5.1
“VOS
Test
Circuit”):
EQUATION 1-5:
We usually assume gE =0, in Equation 1-5, when
extracting VE. The result is accurate enough, since gE
is so low.
VE has several terms, that assume a linear response to
changes in VDD, VSS, VIP and VREF.
VOS’s dependence on temperature (TA) is a quadratic
polynomial (VOS, TC1 and TC2). The aging specs
(ΔVOS and ΔTC1) are not included, for simplicity.
EQUATION 1-6:
1.6.3
INPUT OFFSET’S COMMON-MODE
VOLTAGE NONLINEARITY
The input offset error (VE) changes nonlinearly with VIP.
Figure 1-12 shows the MCP6C04’s VE vs. VIP, as well
as a linear fit line (VE_LIN), that goes through the center
point (VC, V2) and has the same slope as the end
points.
FIGURE 1-12:
Input Offset Error vs.
Common-Mode Input Voltage.
VOUT
VREF GDM 1gE
+
() VDM VE
+
()
+
=
VOUT
VREF GDM 1gE
+
()VE
+
=
VE
VOUT VREF
–
GDM 1gE
+
()
---------------------------------
=
Where:
PSRR, CMRR and CMRR2 are in units of V/V
ΔTA is in units of °C
VDM =0
VE
VOS
ΔVDD ΔVSS
–
PSRR
------------------------------------
ΔVIP
CMRR
----------------
ΔVREF
CMRR2
-------------------
ΔTATC1 ΔTA
2
TC2
++
+
+
+
=
V1
V3
VE,VE_LIN (V)
VIP (V)
VIPL
VIPH
VC
V2
VE_LIN
VE
ΔVE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com