ADRF6821 datasheet(57/61 Pages) AD

57 / 61 page

Data Sheet

ADRF6821

Rev. A | Page 57 of 61

Address: 0x1414, Reset: 0x02, Name: LO_CNTRL8

Recommended register for use to control the LO path from a single spot. By programming this register, the individual blocks enable and

configuration bits are set appropriately.

Mix Outp ut Enab le

Outp ut Path Divid e Ratio

10000: /16 .

1000: /8 .

100: /4 .

10 : /2 .

1: /1.

LO Path Outp ut Enab le

Use Exte rnal LO Path

[ 7 ] M IX _O E ( R/W )

[ 4 :0 ] O UT _D IV RAT IO ( R/W )

[ 6 ] LO _O E ( R/W )

[ 5 ] US EEX T _LO I ( R/W )

Table 80. Bit Descriptions for LO_CNTRL8

Bits

Bit Name

Settings

Description

Reset

Access

MIX_OE

Mix Output Enable. When disabled (OE = 0), mute = 1, or DIVRATIO = 0, the mute

depth is selected via GEN_MUTE_DEPTH. Note that the mute depth can be

artificially restricted if the other output path is still enabled and relies on a shared

branch of the LO chain.

0x0

R/W

LO_OE

LO Path Output Enable. When disabled (OE = 0), MUTE = 1, or DIVRATIO = 0, the

mute depth is selected via GEN_MUTE_DEPTH. Note that the mute depth can be

artificially restricted if the other output path is still enabled and relies on a shared

branch of the LO chain.

0x0

R/W

USEEXT_LOI

Use External LO Path.

0x0

R/W

[4:0]

OUT_DIVRATIO

Output Path Divide Ratio. Sets the divide ratio from the fundamental VCOs or the

external input path to the output paths. Nominally, the internal VCO range is

4 GHz to 8 GHz.

0x2

R/W

Mute

/1.

/2.

100

/4.

1000

/8.

10000

/16.

Address: 0x1541, Reset: 0x00, Name: FRAC2_L_SLAVE

FRAC2 Wor d Double Buffer ed Value

[ 7 : 0 ] FRAC2 _S LV [ 7 : 0 ] ( R)

Table 81. Bit Descriptions for FRAC2_L_SLAVE

Bits

Bit Name

Settings

Description

Reset

Access

[7:0]

FRAC2_SLV, Bits[7:0]

FRAC2 Word Double Buffered Value

0x0

Address: 0x1542, Reset: 0x00, Name: FRAC2_H_SLAVE

FRAC2 Wor d Double Buffer ed Value

[ 7 : 6 ] RES ERV ED

[ 5 : 0 ] FRAC2 _S LV [ 1 3 : 8 ] ( R)

Table 82. Bit Descriptions for FRAC2_H_SLAVE

Bits

Bit Name

Settings

Description

Reset

Access

[7:6]

RESERVED

Reserved

0x0

[5:0]

FRAC2_SLV, Bits[13:8]

FRAC2 Word Double Buffered Value

0x0

ADRF6821 Datasheet(PDF) 57 Page - Analog Devices

ADRF6821 Datasheet(HTML) 57 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL