| Electronic Components Datasheet Search |
|
MCP4716 Datasheet(PDF) 45 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP4716 Datasheet(HTML) 45 Page - Microchip Technology |
|
45 / 70 page ![]() 2012 Microchip Technology Inc. DS25154A-page 45 MCP47A1 7.4 Output Errors The output error is caused by two factors. These are: • Characteristics of the Resistor Network • Characteristics of the Output Buffer Figure 7-6 shows the components of the error on the output voltage. The first part of the error is from the resistor ladder and the RFS and RZS resistances. The second part is due to the output buffer’s input offset characteristics. The RFS and RZS resistances affect the voltage between VZS and VFS. The larger that RFS + RZS is, the smaller that the step voltage (VS) will be (from the theoretical step voltage). The increase in the RFS and RZS resistances also effects the Full Scale Error (FSE), Zero Scale Error (ZSE), and gain error. Table 7-2 compares theoretical resistor network volt- ages for full scale and zero scale, where RFS = RZS = 0 , to an example where R FS and RZS and non-zero. The voltage calculations show cases of VREF = 5.0V and VREF = 1.5V. Figure 2-34 shows RVREF, RFS, and RZS resistances VDD. So, as the voltage reference (VREF) decreases, the Step voltages (VS) decrease. At a low VREF voltage, the step voltage approaches the magnitude of the output buffer’s input offset voltage (design target of ± 4.5 mV). So, for low VREF voltages, the output buffer errors have greater influence on the VOUT voltage. TABLE 7-2: CALCULATION COMPARISON FIGURE 7-6: Output Voltage (VOUT) Error. Example Theoretical Delta RVREF 20,180 — RFS 100 0 100 RZS 80 0 80 R1 + 64*RS + R2 30,000 30,180 - 180 R1, RAB, R2 10,000 10,060 - 60 VREF 5.00 V — VFS 3.3267 V 3.3333 V - 6.6 mV VZS 1.6700 V 1.6667 V + 3.3 mV VS 25.88 mV 26.04 mV - 0.16 mV VREF 1.5V — VFS 0.9980 V 1.0000 V - 2.0 mV VZS 0.5010 V 0.5000 V + 1.0 mV VS 7.766 mV 7.813 mV - 0.047mV Note 1: R VREF = R1 + RAB + R2 , RAB = RFS + 64*RS + RZS. VS = (VFS - VZS) / 64 VREF VSS ( RFS 0 ) ( RZS 0 ) Theoretical VFS ( VREF ) Theoretical VZS ( VSS ) VFS-RL VZS-RL Variations due to Output Buffer’s Input Offset voltage and Buffer’s Impedance / Load (Due to RFS 0) VOUT(FS) VOUT(ZS) (Due to RZS 0) Step Voltage (VS) = * VREF (VFS - VZS) 64 VS = VREF / 64 VREF VS 78.125mV 42.19mV 28.13mV 23.44mV 15.63mV 5.0V 2.7V 1.8V 1.5V 1.0V when RFS = RZS = 0 . When: RFS = RZS = 0 . |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |