Electronic Components Datasheet Search
  English  ▼

X  

MCP3461 Datasheet(PDF) 29 Page - Microchip Technology

Part # MCP3461
Description  Two/Four/Eight-Channel, 153.6 ksps, Low Noise, 16-Bit Delta-Sigma ADC
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3461 Datasheet(HTML) 29 Page - Microchip Technology

Back Button MCP3461 Datasheet HTML 25Page - Microchip Technology MCP3461 Datasheet HTML 26Page - Microchip Technology MCP3461 Datasheet HTML 27Page - Microchip Technology MCP3461 Datasheet HTML 28Page - Microchip Technology MCP3461 Datasheet HTML 29Page - Microchip Technology MCP3461 Datasheet HTML 30Page - Microchip Technology MCP3461 Datasheet HTML 31Page - Microchip Technology MCP3461 Datasheet HTML 32Page - Microchip Technology MCP3461 Datasheet HTML 33Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 108 page
background image
 2019-2021 Microchip Technology Inc.
DS20006180D-page 29
MCP3461/2/4
4.13
MCP3461/2/4 Delta-Sigma
Architecture
A Delta-Sigma ADC is an oversampling converter that
incorporates a built-in modulator, which digitizes the
quantity of charge integrated by the modulator loop.
The quantizer is the block that performs the Analog-
to-Digital conversion. The quantizer is typically 1-bit or
a simple comparator that helps to maintain the linearity
performance of the ADC (the DAC structure, is in this
case, inherently linear).
Multibit quantizers help to lower the quantization error
(the error fed back in the loop can be very large with 1-bit
quantizers) without changing the order of the modulator
or the OSR that leads to better SNR figures. However,
typically, the linearity of such architectures is more
difficult to achieve since the DAC is no more simple to
realize and its linearity limits the THD of such ADC.
The modulator 5-level quantizer is a Flash ADC
composed of four comparators arranged with equally
spaced thresholds and a thermometer coding. The
device also includes proprietary 5-level DAC architecture
that is inherently linear for improved THD figures.
4.14
Power Supply Rejection Ratio
(PSRR)
This is the ratio between a change in the power supply
voltage and the ADC output codes. It measures the
influence of the power supply voltage on the ADC outputs.
The PSRR specification can be DC (the power supply
is taking multiple DC values) or AC (the power supply
is a sine wave at a certain frequency with a certain
Common-mode). In AC, the amplitude of the sine wave
represents the change in the power supply.
EQUATION 4-10:
Where VOUT is the equivalent input voltage that the
output code translates to with the ADC transfer function.
4.15
Common-Mode Rejection Ratio
(CMRR)
This is the ratio between a change in the
Common-mode input voltage and the change in ADC
output codes. It measures the influence of the
Common-mode input voltage on the ADC outputs.
The CMRR specification can be DC (Common-mode
input voltage is taking multiple DC values) or AC (the
Common-mode input voltage is a sine wave at a certain
frequency with a certain Common-mode). In AC, the
amplitude of the sine wave represents the change in
the input Common-mode voltage. CMRR is defined in
Equation 4-11.
EQUATION 4-11:
Where VINCOM = (VIN+ + VIN-)/2 is the Common-mode
input voltage and VOUT is the equivalent input voltage
that the output code translates to with the ADC transfer
function.
4.16
Digital Pins’ Output Current
Consumption
The digital current consumption, shown in the Electrical
Characteristics table, does not take into account the
current consumption generated by the digital output
pins and the charge of their capacitive loading. The
specification is intended with all output pins left floating
and no communication.
In order to estimate the additional current consumption
due to the output pins, refer to Equation 4-2. This equa-
tion specifies the amount of additional current due to
each pin when its output is connected to a Cload capac-
itance, with respect to DGND and submitted to an output
signal toggling at an fout frequency.
If a typical 10 MHz SPI frequency is used, with a 30 pF
load and DVDD = 3.3V, the SDO output generates an
additional maximum current consumption of 500 µA
(the maximum toggling frequency of SDO is 5 MHz
here, since fSCK = 10 MHz and this maximum happens
when the ADC output code is a succession of ‘1’s and
‘0’s). The Cload value includes internal digital output
driver capacitance, but this one can generally be
neglected with respect to the external loading
capacitance.
EQUATION 4-12:
PSRR dB

20
V
OUT
AV
DD
-------------------


log
=
CMRR dB

20
V
OUT
V
INCOM
------------------------


log
=
DIDDSPI
Cload DVDD
fout
=
Where:
Cload = Capacitance on the Output Pin
DVDD = Digital Supply Voltage
fout = Output Frequency on the Output Pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com