Electronic Components Datasheet Search
  English  ▼

X  

DS3252 Datasheet(PDF) 14 Page - Maxim Integrated Products

Part # DS3252
Description  Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS3252 Datasheet(HTML) 14 Page - Maxim Integrated Products

Back Button DS3252 Datasheet HTML 10Page - Maxim Integrated Products DS3252 Datasheet HTML 11Page - Maxim Integrated Products DS3252 Datasheet HTML 12Page - Maxim Integrated Products DS3252 Datasheet HTML 13Page - Maxim Integrated Products DS3252 Datasheet HTML 14Page - Maxim Integrated Products DS3252 Datasheet HTML 15Page - Maxim Integrated Products DS3252 Datasheet HTML 16Page - Maxim Integrated Products DS3252 Datasheet HTML 17Page - Maxim Integrated Products DS3252 Datasheet HTML 18Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 71 page
background image
DS3251/DS3252/DS3253/DS3254
14 of 71
Table 6-G. Transmitter Data Select Options
TDSA
TDSB
E3M
STS
Tx
MODE
TRANSMIT DATA SELECTED
0
0
X
X
Any
Normal data as input at TPOS and TNEG
0
1
0
0
DS3
0
1
1
0
E3
0
1
1
1
STS-1
Unframed all ones
0
1
0
1
DS3
DS3 AIS per ANSI T1.107 (Figure 9-2)
1
0
X
X
Any
Unframed 100100… pattern
1
1
1
0
E3
2
23 - 1 PRBS pattern per ITU O.151
1
1
0
X
DS3
1
1
1
1
STS-1
2
15 - 1 PRBS pattern per ITU O.151
Note 1:
This coding of the TDSA, TDSB, E3M, and STS bits allows AIS generation to be enabled by
holding TDSA = 0 and changing TDSB from 0 to 1. The type of DS3 AIS signal is selected by the
STS bit with E3M = 0.
Note 2:
If E3M and/or STS are changed when {TDSA,TDSB}
≠ 00, TDSA and TDSB must both be cleared
to 0. After they are cleared, TDSA and TDSB can be configured to transmit a pattern in the new
operating mode.
Table 6-H. Receiver PRBS Pattern Select Options
E3M
STS
Rx
MODE
RECEIVER PRBS PATTERN
SELECTED
1
0
E3
2
23 - 1 PRBS pattern per ITU O.151
0
X
DS3
1
1
STS-1
2
15 - 1 PRBS pattern per ITU O.151
Table 6-I. Hardware Mode Jitter Attenuator Configuration
TJA
RJA
JITTER ATTENUATOR CONFIGURATION
0
0
Disabled
0
1
Receive path, 16-bit buffer depth
1
0
Transmit path, 16-bit buffer depth
1
1
Transmit path, 32-bit buffer depth



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com