(Preliminary)

PL580-30

38MHz-640MHz Low Phase Noise VCXO

47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 11/30/05 Page 6

4. General Electrical Specifications

PARAMETERS

SYMBOL

CONDITIONS

MIN.

TYP.

MAX.

UNITS

38MHz<Fout<100MHz

65/45/30

PECL/LVDS/CMOS

100MHz<Fout<320MHz

80/60/40

Supply Current,

Dynamic (with

Loaded Outputs)

PECL/LVDS

320MHz<Fout<640MHz

90/70

mA

Operating Voltage

2.97

3.63

V

Output Clock

Duty Cycle

@ 1.25V (LVDS)

45

45

45

50

50

50

55

55

55

%

Short Circuit

Current

±50

mA

Note: CMOS operation is not advised above 200MHz with 15pF load; and 320MHz with 10pF load.

5. Jitter Specifications

PARAMETERS

CONDITIONS

FREQUENCY

MIN.

TYP.

MAX.

UNITS

155.52MHz

0.4

0.5

311.04MHz

0.4

0.5

Integrated jitter RMS

Integrated 12 kHz to 20 MHz

622.08MHz

0.4

0.5

77.76MHz

2.5

4

155.52MHz

3

5

311.04MHz

3

5

Period jitter RMS

With capacitive decoupling

between VDD and GND.

Over 10,000 cycles.

622.08MHz

6

8

ps

ps

77.76MHz

18

30

155.52MHz

20

30

311.04MHz

25

30

Period jitter Peak-to-

Peak

With capacitive decoupling

between VDD and GND.

Over 10,000 cycles.

622.08MHz

40

50

ps

6. Phase Noise Specifications

PARAMETERS

FREQ.

@10Hz

@100Hz

@1kHz

@10kHz

@100kHz

@1M

@10M

UNITS

77.76MHz

-66

-96

-124

-136

-132

-145

-149

155.52MHz

-62

-92

-120

-132

-128

-144

-150

311.04MHz

-59

-86

-116

-129

-124

-140

-148

Phase Noise

relative to carrier

(typical)

622.08MHz

-48

-80

-108

-118

-114

-131

-138

dBc/Hz

Note: Phase Noise measured at VCON = 0V.