Electronic Components Datasheet Search
  English  ▼

X  

DA9131 Datasheet(PDF) 30 Page - Dialog Semiconductor

Part # DA9131
Description  High-Performance, Dual-Channel DC-DC Converter for Mobile and Portable Applications
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

DA9131 Datasheet(HTML) 30 Page - Dialog Semiconductor

Back Button DA9131 Datasheet HTML 26Page - Dialog Semiconductor DA9131 Datasheet HTML 27Page - Dialog Semiconductor DA9131 Datasheet HTML 28Page - Dialog Semiconductor DA9131 Datasheet HTML 29Page - Dialog Semiconductor DA9131 Datasheet HTML 30Page - Dialog Semiconductor DA9131 Datasheet HTML 31Page - Dialog Semiconductor DA9131 Datasheet HTML 32Page - Dialog Semiconductor DA9131 Datasheet HTML 33Page - Dialog Semiconductor DA9131 Datasheet HTML 34Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 56 page
background image
DA9131
High-Performance, Dual-Channel DC-DC Converter for
Mobile and Portable Applications
Datasheet
Revision 2.0
11-Aug-2021
CFR0011-120-00
30 of 56
© 2021 Dialog Semiconductor
SCL
SDA
Figure 16: I2C START and STOP Condition Timing
The I2C bus is monitored for a valid slave address whenever the interface is enabled. It responds
immediately when it receives its own slave address. The acknowledge is done by pulling the SDA
line low during the following clock cycle (white blocks marked with A in Figure 17 and Figure 18).
The protocol for a register write from master to slave consists of a START condition, a slave address
with read/write bit, and the eight-bit register address followed by eight bits of data, terminated by a
STOP condition. DA9131 responds to all bytes with acknowledge (A), see Figure 17.
SLAVEadr
W
REGadr
A
DATA
A
P
S = START condition
A = Acknowledge (low)
P = STOP condition
W = Write (low)
Master to Slave
Slave to Master
7-bits
1-bit
8-bits
8-bits
A
S
Figure 17: I2C Byte Write (SDA Line)
When the host reads data from a register it first has to write to DA9131 with the target register
address and then read from DA9131 with a repeated START, or alternatively a second START,
condition. After receiving the data, the host sends no acknowledge (A*) and terminates the
transmission with a STOP condition, see Figure 18.
S
SLAVEadr W
A
REGadr
A
SLAVEadr
A
S = START condition
A = Acknowledge (low)
Sr = Repeated START condition
A
* = No Acknowledge
P = STOP condition
W = Write (low)
R = Read (high)
Master to Slave
7-bits
1-bit
8-bits
7-bits
DATA
A
*
Sr
R
1-bit
8-bits
SLAVEadr
A
7-bits
DATA
P
S
R
1-bit
8-bits
P
A
*
Slave to Master
S
SLAVEadr W
A
REGadr
P
7-bits
1-bit
8-bits
A
Figure 18: I2C Byte Read (SDA Line) Examples



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com