| Electronic Components Datasheet Search |
|
STM8S103F2 Datasheet(PDF) 54 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S103F2 Datasheet(HTML) 54 Page - STMicroelectronics |
|
54 / 121 page ![]() Electrical characteristics STM8S103F2 STM8S103F3 STM8S103K3 54/121 DocID15441 Rev 14 tTEMP Reset release delay VDD rising - - 1.7 ms VIT+ Power-on reset threshold - 2.6 2.7 2.85 V VIT- Brown-out reset threshold - 2.5 2.65 2.8 VHYS(BOR) Brown-out reset hysteresis -- 70 - mV 1. Reset is always generated after a tTEMP delay. The application must ensure that VDD is still above the minimum operating voltage (VDD min) when the tTEMP delay has elapsed. Table 20. Operating conditions at power-up/power-down (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |