Electronic Components Datasheet Search
  English  ▼

X  

STM8S103F2 Datasheet(PDF) 81 Page - STMicroelectronics

Part # STM8S103F2
Description  Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM,10-bit ADC, 3 timers, UART, SPI, I²C
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S103F2 Datasheet(HTML) 81 Page - STMicroelectronics

Back Button STM8S103F2 Datasheet HTML 77Page - STMicroelectronics STM8S103F2 Datasheet HTML 78Page - STMicroelectronics STM8S103F2 Datasheet HTML 79Page - STMicroelectronics STM8S103F2 Datasheet HTML 80Page - STMicroelectronics STM8S103F2 Datasheet HTML 81Page - STMicroelectronics STM8S103F2 Datasheet HTML 82Page - STMicroelectronics STM8S103F2 Datasheet HTML 83Page - STMicroelectronics STM8S103F2 Datasheet HTML 84Page - STMicroelectronics STM8S103F2 Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 121 page
background image
DocID15441 Rev 14
81/121
STM8S103F2 STM8S103F3 STM8S103K3
Electrical characteristics
88
10.3.9
I2C interface characteristics
Figure 42. Typical application with I2C bus and timing diagram
Table 44. I2C characteristics
Symbol
Parameter
Standard mode I2CFast mode I2C(1)
1. fMASTER, must be at least 8 MHz to achieve max fast I2C speed (400 kHz)
Unit
Min(2)
2. Data based on standard I2C protocol requirement, not tested in production
Max(2)
Min(2)
Max(2)
tw(SCLL)
SCL clock low time
4.7
-
1.3
-
µs
tw(SCLH)
SCL clock high time
4.0
-
0.6
-
tsu(SDA)
SDA setup time
250
-
100
-
ns
th(SDA)
SDA data hold time
0(3)
3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low
time
-
0(4)
4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the
undefined region of the falling edge of SCL
900(3)
tr(SDA)
tr(SCL)
SDA and SCL rise time
(VDD = 3 to 5.5 V)
-
1000
-
300
tf(SDA)
tf(SCL)
SDA and SCL fall time
(VDD = 3 to 5.5 V)
-
300
-
300
th(STA)
START condition hold time
4.0
-
0.6
-
µs
tsu(STA)
Repeated START condition setup time
4.7
-
0.6
-
tsu(STO)
STOP condition setup time
4.0
-
0.6
-
tw(STO:STA)
STOP to START condition time
(bus free)
4.7
-
1.3
-
Cb
Capacitive load for each bus line
-
400
-
400
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com