Electronic Components Datasheet Search
  English  ▼

X  

STM8S103F2 Datasheet(PDF) 12 Page - STMicroelectronics

Part # STM8S103F2
Description  Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM,10-bit ADC, 3 timers, UART, SPI, I²C
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S103F2 Datasheet(HTML) 12 Page - STMicroelectronics

Back Button STM8S103F2 Datasheet HTML 8Page - STMicroelectronics STM8S103F2 Datasheet HTML 9Page - STMicroelectronics STM8S103F2 Datasheet HTML 10Page - STMicroelectronics STM8S103F2 Datasheet HTML 11Page - STMicroelectronics STM8S103F2 Datasheet HTML 12Page - STMicroelectronics STM8S103F2 Datasheet HTML 13Page - STMicroelectronics STM8S103F2 Datasheet HTML 14Page - STMicroelectronics STM8S103F2 Datasheet HTML 15Page - STMicroelectronics STM8S103F2 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 121 page
background image
Product overview
STM8S103F2 STM8S103F3 STM8S103K3
12/121
DocID15441 Rev 14
4
Product overview
The following section provides an overview of the basic features of the device functional
modules and peripherals.
For more detailed information please refer to the corresponding family reference manual
(RM0016).
4.1
Central processing unit STM8
The 8-bit STM8 core is designed for code efficiency and performance.
It contains 6 internal registers which are directly addressable in each execution context, 20
addressing modes including indexed indirect and relative addressing and 80 instructions.
Architecture and registers
Harvard architecture,
3-stage pipeline,
32-bit wide program memory bus - single cycle fetching for most instructions,
X and Y 16-bit index registers - enabling indexed addressing modes with or without
offset and read-modify-write type data manipulations,
8-bit accumulator,
24-bit program counter - 16-Mbyte linear memory space,
16-bit stack pointer - access to a 64 K-level stack,
8-bit condition code register - 7 condition flags for the result of the last instruction.
Addressing
20 addressing modes,
Indexed indirect addressing mode for look-up tables located anywhere in the address
space,
Stack pointer relative addressing mode for local variables and parameter passing.
Instruction set
80 instructions with 2-byte average instruction size,
Standard data movement and logic/arithmetic functions,
8-bit by 8-bit multiplication,
16-bit by 8-bit and 16-bit by 16-bit division,
Bit manipulation,
Data transfer between stack and accumulator (push/pop) with direct stack access,
Data transfer using the X and Y registers or direct memory-to-memory transfers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com