MPC8535EEC datasheet(103/127 Pages) NXP

103 / 127 page

Electrical Characteristics

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 7

Freescale Semiconductor

103

2.21.4.3

Differential Receiver (RX) Input Specifications

This table defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the

component pins.

Table 72. Differential Receiver (RX) Input Specifications

Symbol

Parameter

Min

Nom

Max

Units

Comments

Unit Interval

399.8

400

400.12

Each UI is 400 ps ± 300 ppm. UI does not

account for Spread Spectrum Clock dictated

variations. See Note 1.

VRX-DIFFp-p

Differential

Peak-to-Peak

Output Voltage

0.175

—

1.200

VRX-DIFFp-p = 2*|VRX-D+ – VRX-D-|

See Note 2.

TRX-EYE

Minimum

Receiver Eye

Width

0.4

—

The maximum interconnect media and

Transmitter jitter that can be tolerated by the

Receiver can be derived as TRX-MAX-JITTER =

1 - TRX-EYE= 0.6 UI.

See Notes 2 and 3.

TRX-EYE-MEDIAN-to-MAX

-JITTER

Maximum time

between the jitter

median and

maximum

deviation from

the median.

—

0.3

Jitter is defined as the measurement variation

of the crossing points (VRX-DIFFp-p = 0 V) in

relation to a recovered TX UI. A recovered TX

UI is calculated over 3500 consecutive unit

intervals of sample data. Jitter is measured

using all edges of the 250 consecutive UI in

the center of the 3500 UI used for calculating

the TX UI. See Notes 2, 3 and 7.

VRX-CM-ACp

AC Peak

Common Mode

Input Voltage

——

150

VRX-CM-ACp = |VRXD+ – VRXD-|/2 +VRX-CM-DC

VRX-CM-DC = DC(avg) of |VRX-D+ +VRX-D-|/2

See Note 2

RLRX-DIFF

Differential

Return Loss

—

Measured over 50 MHz to 1.25 GHz with the

D+ and D- lines biased at +300 mV and –300

mV, respectively.

See Note 4

RLRX-CM

Common Mode

Return Loss

—

Measured over 50 MHz to 1.25 GHz with the

D+ and D- lines biased at 0 V. See Note 4

ZRX-DIFF-DC

DC Differential

Input Impedance

100

120

RX DC Differential mode impedance. See

Note 5

ZRX-DC

DC Input

Impedance

Required RX D+ as well as D- DC Impedance

(50 ± 20% tolerance). See Notes 2 and 5.

ZRX-HIGH-IMP-DC

Powered Down

DC Input

Impedance

200 k

—

Required RX D+ as well as D– DC

Impedance when the Receiver terminations

do not have power. See Note 6.

VRX-IDLE-DET-DIFFp-p

Electrical Idle

Detect Threshold

—

175

VRX-IDLE-DET-DIFFp-p = 2*|VRX-D+ –VRX-D-|

Measured at the package pins of the Receiver

TRX-IDLE-DET-DIFF-

ENTERTIME

Unexpected

Electrical Idle

Enter Detect

Threshold

Integration Time

—

An unexpected Electrical Idle (VRX-DIFFp-p <

VRX-IDLE-DET-DIFFp-p) must be recognized no

longer than TRX-IDLE-DET-DIFF-ENTERING to

signal an unexpected idle condition.

MPC8535EEC Datasheet(PDF) 103 Page - NXP Semiconductors

MPC8535EEC Datasheet(HTML) 103 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL