RT600 datasheet(2/165 Pages) NXP

2 / 165 page

RT600

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.9 — 30 December 2021

2 of 163

NXP Semiconductors

RT600

Dual-core microcontroller with 32-bit Cortex-M33 and Xtensa HiFi4

Audio DSP CPUs

interface supporting up to eight channels and Voice Activation Detect, one I3C interface,

one high-speed SPI interface and seven configurable serial interfaces that can be

configured as a USART, SPI, I2C or I2S bus interface, each including a FIFO. When

configured as USARTs the serial interfaces have the option to operate in deep-sleep

mode using the 32 kHz oscillator or an external clock. There is a dedicated fractional baud

rate generator for each of the serial interfaces.

Timing peripherals include one advanced, 32-bit SCTimer/PWM module, five general

purpose 32-bit timer/counters with PWM capability, a 24-bit, multiple-channel multi-rate

timer, two windowed watchdog timers, a system tick timer with capture capability, and a

Real-time clock module with independent power and a dedicated oscillator. A common OS

Event Timer is provided for synchronized event generation and timestamping between the

two CPUs.

There are two general purpose DMA engines which can service most of the peripherals

described in this section. The two DMA engines may be assigned to different CPUs and/or

one may be used for secure operations, the other for non-secure.

Mailboxes and hardware semaphores are provided to facilitate inter-core communication.

A variety of oscillators and PLLs are available as clock sources throughout the system.

1.2 Shared system SRAM

The entire system SRAM space of up to 4.5 MB is divided into up to 30 separate

partitions, which are accessible to both CPUs, both DMA engines, and all other AHB bus

masters. The HiFi4 CPU accesses the RAM via a dedicated 256-bit interface. Cache (with

single-cycle access) is provided on this interface to improve performance. All other

masters, including the Cortex-M33 processor and the DMA engines, access RAM via the

main 32-bit AHB bus. These accesses are all single-cycle. Hardware interface modules

arbitrate access to each RAM partition between the HiFi4 and the AHB bus.

Under software control, each of the 30 individual SRAM partitions can be used exclusively

as code or as data, dedicated either CPU, or shared among the various masters. Each

partition can be independently placed in a low-power retention mode or powered off

entirely.

In addition to the shared SRAM, a total of 128 KB (64 KB code, 64 KB data) of local,

Tightly-Coupled Memory (TCM) is provided for the exclusive use of the HiFi4 DSP

processor. Access to this memory is single-cycle.

2. Features and benefits



Control processor core



Arm Cortex-M33 processor, running at frequencies of up to 300 MHz.



Arm TrustZone.



Arm Cortex-M33 built-in Memory Protection Unit (MPU) supporting eight regions



Hardware Floating Point Unit (FPU).



Arm Cortex-M33 built-in Nested Vectored Interrupt Controller (NVIC).



Non-maskable Interrupt (NMI) input.

RT600 Datasheet(PDF) 2 Page - NXP Semiconductors

RT600 Datasheet(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL