| Electronic Components Datasheet Search |
|
SC18IS604 Datasheet(PDF) 8 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SC18IS604 Datasheet(HTML) 8 Page - NXP Semiconductors |
|
8 / 29 page ![]() NXP Semiconductors SC18IS604 SPI to I2C-bus bridge Register value Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 I2C-bus status description 0xF8 1 1 1 1 1 0 0 0 I2C-bus timeout (see Section 6.2.5 "I2C-bus timeout register (I2CTO)"). SC18IS604 has started an I2C-bus transaction that has taken longer than the time programmed in I2CTO register. This could happen after a period of unsuccessful arbitration or when an I2C-bus target is (continuously) pulling the SCL clock LOW. An interrupt is generated on INT.) 0xF9 1 1 1 1 1 0 0 1 I2C-bus invalid data count. The number of bytes specified in a read or write command to SC18IS6 04. An interrupt is generated on INT. Table 9. I2C-bus status...continued 6.3 I2C-bus serial interface I2C-bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus, and it has the following features: • Bidirectional data transfer between controllers and targets • Multi-controller bus (no central controller) • Arbitration between simultaneously transmitting controllers without corruption of serial data on the bus • Serial clock synchronization allows devices with different bit rates to communicate via one serial bus • Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer • The I2C-bus may be used for test and diagnostic purposes. A typical I2C-bus configuration is shown in Figure 6. SC18IS604 device provides a byte-oriented I2C-bus interface that supports data transfers up to 400 kHz. (Refer to UM10204, "I2C-bus specification and user manual".) RPU aaa-039903 VDD SC18IS604 I2C-BUS DEVICE I2C-BUS DEVICE I2C-bus SDA SCL RPU Figure 6. I2C-bus configuration 6.4 Serial Peripheral Interface (SPI) The host communicates with SC18IS604 via the SPI interface. SC18IS604 operates in Slave mode up to 1.2 MHz. The SPI interface has four pins: SCLK, MOSI, MISO, and CS. • SCLK, MOSI and MISO are typically tied together between two or more SPI devices. Data flows from the master to SC18IS604 on the MOSI (Master Out Slave In) pin and SC18IS604 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 1.0 — 22 September 2021 8 / 29 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |