Electronic Components Datasheet Search
  English  ▼

X  

AL422 Datasheet(PDF) 13 Page - List of Unclassifed Manufacturers

Part # AL422
Description  AL422 3M-Bits FIFO Field Memory
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

AL422 Datasheet(HTML) 13 Page - List of Unclassifed Manufacturers

Back Button AL422 Datasheet HTML 9Page - List of Unclassifed Manufacturers AL422 Datasheet HTML 10Page - List of Unclassifed Manufacturers AL422 Datasheet HTML 11Page - List of Unclassifed Manufacturers AL422 Datasheet HTML 12Page - List of Unclassifed Manufacturers AL422 Datasheet HTML 13Page - List of Unclassifed Manufacturers AL422 Datasheet HTML 14Page - List of Unclassifed Manufacturers AL422 Datasheet HTML 15Page - List of Unclassifed Manufacturers AL422 Datasheet HTML 16Page - List of Unclassifed Manufacturers AL422 Datasheet HTML 17Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
AL422
AL422B
January 23, 2001
13
8.0 Functional Description
The AL422 is a video frame buffer consisting of DRAM that works like a FIFO which is long enough
to hold up to 819x480 bytes of picture information and fast enough to operate at 50MHz. The
functional block diagram is as follows:
The I/O pinouts and functions are described as follows:
DI7~DI0 Data Input: Data is input on the rising edge of the cycle of WCK when /WE is pulled low
(enabled).
DO7~DO0 Data Output: Data output is synchronized with the RCK clock. Data is obtained at the
rising edge of the RCK clock when /RE is pulled low. The access time is defined from the rising edge
of the RCK cycle.
WCK Write Clock Input: The write data input is synchronized with this clock. Write data is input at
the rising edge of the WCK cycle when /WE is pulled low (enabled). The internal write address
pointer is incremented automatically with this clock input.
RCK Read Clock Input: The read data output is synchronized with this clock. Read data output at
the rising edge of the RCK cycle when /OE is pulled low (enabled). The internal read address pointer
is incremented with this clock input.
/WE Write Enable Input: /WE controls the enabling/disabling of the data input. When /WE is
pulled low, input data is acquired at the rising edge of the WCK cycle. When /WE is pulled high, the
384k x8
Memory Cell Array
SRAM
Cache
Timing Generator
& Arbiter
Write
Address
Counter
Read
Address
Counter
Refresh Address
Counter
DI7~
DI0
DO7~
DO0
/OE
RCK
/RRST
/RE
WCK
/WRST
/WE
AL422-03 Block Diagram
Input
Buffer
Write
Data
Register
Read
Data
Register
Output
Buffer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com