Electronic Components Datasheet Search
  English  ▼

X  

PCMD3140 Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part # PCMD3140
Description  PCMD3140-Q1 Quad-Channel, PDM Input to TDM or I2S Output Converter
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCMD3140 Datasheet(HTML) 7 Page - Texas Instruments

Back Button PCMD3140 Datasheet HTML 3Page - Texas Instruments PCMD3140 Datasheet HTML 4Page - Texas Instruments PCMD3140 Datasheet HTML 5Page - Texas Instruments PCMD3140 Datasheet HTML 6Page - Texas Instruments PCMD3140 Datasheet HTML 7Page - Texas Instruments PCMD3140 Datasheet HTML 8Page - Texas Instruments PCMD3140 Datasheet HTML 9Page - Texas Instruments PCMD3140 Datasheet HTML 10Page - Texas Instruments PCMD3140 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 111 page
background image
at TA = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, fIN = 1-kHz sinusoidal signal, fS = 48 kHz, PDMCLKx = 64 × fS, 32-bit audio
data, BCLK = 256 × fS, TDM slave mode, and PLL on (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
IOL(I2C)
Low-level digital output
current
SDA, VOL(I2C) = 0.4 V, standard-mode or fast-mode
3
mA
SDA, VOL(I2C) = 0.4 V, fast-mode plus
20
IIH
Input logic-high leakage for
digital inputs
All digital pins except PDMDIN1_GPI1, PDMDIN2_GPI2
pins,
input = IOVDD
–5
0.1
5
µA
IIL
Input logic-low leakage for
digital inputs
All digital pins except PDMDIN1_GPI1, PDMDIN2_GPI2
pins,
input = 0 V
–5
0.1
5
µA
VIL(GPIx)
Low-level digital input logic
voltage threshold
PDMDIN1_GPI1, PDMDIN2_GPI2 digital pins, AVDD
1.8-V operation
–0.3
0.35 × AVDD
V
PDMDIN1_GPI1, PDMDIN2_GPI2 digital pins, AVDD
3.3-V operation
–0.3
0.8
VIH(GPIx)
High-level digital input logic
voltage threshold
PDMDIN1_GPI1, PDMDIN2_GPI2 digital pins, AVDD
1.8-V operation
0.65 × AVDD
AVDD + 0.3
V
PDMDIN1_GPI1, PDMDIN2_GPI2 digital pins, AVDD
3.3-V operation
2
AVDD + 0.3
VOL(GPOx)
Low-level digital output
voltage
PDMDIN1_GPI1, PDMDIN2_GPI2 digital pins, IOL = –2
mA, AVDD 1.8-V operation
0.45
V
PDMDIN1_GPI1, PDMDIN2_GPI2 digital pins, IOL = –2
mA, AVDD 3.3-V operation
0.4
VOH(GPOx)
High-level digital output
voltage
PDMDIN1_GPI1, PDMDIN2_GPI2 digital pins, IOH = 2
mA, AVDD 1.8-V operation
AVDD – 0.45
V
PDMDIN1_GPI1, PDMDIN2_GPI2 digital pins, IOH = 2
mA, AVDD 3.3-V operation
2.4
IIH(GPIx)
Input logic-high leakage for
digital inputs
PDMDIN1_GPI1, PDMDIN2_GPI2 digital pins, input =
AVDD
–5
0.1
5
µA
IIL(GPIx)
Input logic-high leakage for
digital inputs
PDMDIN1_GPI1, PDMDIN2_GPI2 digital pins, input = 0
V
–5
0.1
5
µA
CIN
Input capacitance for digital
inputs
All digital pins
5
pF
RPD
Pulldown resistance for
digital I/O pins when
asserted on
20
kΩ
TYPICAL SUPPLY CURRENT CONSUMPTION
IAVDD
Current consumption in
sleep mode (software
shutdown mode)
All external clocks stopped, AVDD = 3.3 V
5
µA
IAVDD
All external clocks stopped, AVDD = 1.8 V, external
AREG supply (AREG shorted to AVDD)
10
IIOVDD
All external clocks stopped, IOVDD = 3.3 V
0.5
IIOVDD
All external clocks stopped, IOVDD = 1.8 V
0.3
IAVDD
Current consumption with
4-channel PDM input
recording
AVDD = 3.3 V
9.1
mA
IAVDD
AVDD = 1.8 V, external AREG supply (AREG shorted to
AVDD)
8.1
IIOVDD
IOVDD = 3.3 V
0.1
IIOVDD
IOVDD = 1.8 V
0.05
IAVDD
Current consumption with
4-channel PDM input
recording, fS = 16 kHz,
PDMCLKx = 96 × fS, PLL
on and BCLK = 384 × fS
AVDD = 3.3 V
7.3
mA
IAVDD
AVDD = 1.8 V, external AREG supply (AREG shorted to
AVDD)
6.3
IIOVDD
IOVDD = 3.3 V
0.1
IIOVDD
IOVDD = 1.8 V
0.05
(1)
Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with no signal, measured A-weighted over a 20-Hz to
20-kHz bandwidth using an audio analyzer.
(2)
All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may
result in higher THD and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter
removes out-of-band noise, which, although not audible, may affect dynamic specification values.
(3)
The device performance parameters, SNR, DR and THD+N, are mainly limited by single-bit PDM modulator generated data output.
The THD+N peformance for single-bit PDM modulator output itself is generally not so good for signal above –10-dB full-scale.
www.ti.com
PCMD3140-Q1
SBASAH3A – APRIL 2022 – REVISED SEPTEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
7
Product Folder Links: PCMD3140-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com