PCMD3140 datasheet(9/111 Pages) TI

9 / 111 page

6.7 Switching Characteristics: I2C Interface

at TA = 25°C, IOVDD = 3.3 V or 1.8 V (unless otherwise noted); see Figure 6-1 for timing diagram

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

td(SDA)

SCL to SDA delay

Standard-mode

250

1250

Fast-mode

250

850

Fast-mode plus

400

6.8 Timing Requirements: TDM, I2S or LJ Interface

at TA = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see Figure 6-2 for timing

diagram

MIN

NOM

MAX

UNIT

t(BCLK)

BCLK period

tH(BCLK)

BCLK high pulse duration (1)

tL(BCLK)

BCLK low pulse duration (1)

tSU(FSYNC)

FSYNC setup time

tHLD(FSYNC)

FSYNC hold time

tr(BCLK)

BCLK rise time

10% - 90% rise time(2)

tf(BCLK)

BCLK fall time

90% - 10% fall time(2)

(1)

The BCLK minimum high or low pulse duration can be relaxed to 14 ns (to meet the timing specifications), if the SDOUT data line is

latched on the same BCLK edge polarity as the edge used by the device to transmit SDOUT data.

(2)

BCLK maximum rise and fall time can be relaxed to 13ns if BCLK frequency used in the system is below 20MHz. This can cause noise

increase due to higher clock jitter.

6.9 Switching Characteristics: TDM, I2S or LJ Interface

at TA = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see Figure 6-2 for timing

diagram

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

td(SDOUT-BCLK)

BCLK to SDOUT delay

50% of BCLK to 50% of SDOUT

td(SDOUT-FSYNC)

FSYNC to SDOUT delay in TDM

or LJ mode (for MSB data with

TX_OFFSET = 0)

50% of FSYNC to 50% of

SDOUT

f(BCLK)

BCLK output clock frequency:

master mode (1)

24.576

MHz

tH(BCLK)

BCLK high pulse duration: master

mode

tL(BCLK)

BCLK low pulse duration: master

mode

td(FSYNC)

BCLK to FSYNC delay: master

mode

50% of BCLK to 50% of FSYNC

tr(BCLK)

BCLK rise time: master mode

10% - 90% rise time

tf(BCLK)

BCLK fall time: master mode

90% - 10% fall time

(1)

The BCLK output clock frequency must be lower than 18.5 MHz (to meet the timing specifications), if the SDOUT data line is latched

on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.

www.ti.com

PCMD3140-Q1

SBASAH3A – APRIL 2022 – REVISED SEPTEMBER 2022

Submit Document Feedback

Product Folder Links: PCMD3140-Q1

PCMD3140 Datasheet(PDF) 9 Page - Texas Instruments

PCMD3140 Datasheet(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL